











SBVS272A - NOVEMBER 2015 - REVISED SEPTEMBER 2018

TPS3711

TPS3711 36-V Voltage Detector

Features

Wide Supply Voltage Range: 1.8 V to 36 V

Adjustable Threshold: Down to 400 mV

Open-Drain Output for Undervoltage Detection

Low Quiescent Current: 7 µA (Typical)

High Threshold Accuracy:

0.75% Over Temperature

0.25% (Typical)

Internal Hysteresis: 5.5 mV (Typical) Temperature Range: -40°C to +125°C

Package: SOT-6

Applications

Industrial Control Systems

Embedded Computing Modules

DSPs, Microcontrollers, and Microprocessors

Notebook and Desktop Computers

Portable- and Battery-Powered Products

FPGA and ASIC Systems

3 Description

TPS3711 wide-supply voltage comparator operates over a 1.8-V to 36-V range. The device has a precision comparator with an internal 400-mV reference and an open-drain output rated to 25 V for undervoltage detection. Set the monitored voltage with the use of external resistors.

OUT is driven low when the voltage at the SENSE pin drops below the negative threshold, and goes high when the voltage returns above the positive threshold. The comparator in the TPS3711 includes built-in hysteresis for noise rejection, thereby ensuring stable output operation without false triggering.


The TPS3711 is available in a SOT-6 package, and is specified over the junction temperature range of -40°C to +125°C.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS3711	SOT (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the package option addendum at the end of the datasheet.

Typical Application



Typical Error vs Junction Temperature






Table of Contents


1	Features 1		7.3 Feature Description	
2 3	Applications 1 Description 1	8	Application and Implementation	11
4 5	Revision History		8.1 Application Information	12
6	Specifications	9 10 11	Power Supply Recommendations Layout	15 15 16 16 16
7	Detailed Description 9 7.1 Overview 9 7.2 Functional Block Diagram 9	12	11.4 Electrostatic Discharge Caution	16

4 Revision History

Cł	nanges from Original (November 2015) to Revision A	Pag	јe
•	Changed input pin voltage maximum value from 1.7 V to 6.5 V		4
	Added tablenote		4



5 Pin Configuration and Functions



Pin Functions

PIN			
NAME NO. I/O		I/O	DESCRIPTION
GND	2, 4, 6	_	Ground. Connect all three pins to ground.
OUT	1	0	Comparator open-drain output. This pin is driven low when the voltage at this comparator is less than $V_{\rm IT-}$. The output goes high when the sense voltage rises above $V_{\rm IT+}$.
SENSE	3	I	Comparator input. This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage $V_{\text{IT}\rightarrow}$, OUT is driven low.
VDD	5	I	Supply-voltage input. Connect a 1.8-V to 36-V supply to VDD to power the device. It is good analog design practice to place a 0.1-µF ceramic capacitor close to this pin.



6 Specifications

6.1 Absolute Maximum Ratings (1)

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	V_{DD}	-0.3	40	
Voltage (2)	V _{OUT}	-0.3	28	V
	V _{SENSE}	-0.3	7	
Current	Output pin current		40	mA
Tomporeture	Operating junction, T _J	-40	125	°C
Temperature	Storage, T _{stg}	-40	125	-0

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
V	Flactroatatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	"	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{DD}	Supply pin voltage	1.8		36	V
V _{SENSE}	Input pin voltage	0		6.5 ⁽¹⁾	V
V _{OUT}	Output pin voltage	0		25	V
V _{PULLUP}	Pullup voltage	0		25	V
I _{OUT}	Output pin current	0		10	mA
T_J	Junction temperature	-40	25	125	°C

⁽¹⁾ Operating V_{sense} at 1.7 V or higher and at 125°C continuously for 10 years or more would cause a degradation of accuracy spec to 1.5% maximum.

6.4 Thermal Information

		TPS3711	
	THERMAL METRIC (1)	DDC (SOT)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	201.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	50.8	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

⁽²⁾ All voltages are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}C$ to $+125^{\circ}C$, $1.8 \text{ V} \leq V_{DD} < 36 \text{ V}$, and pullup resistor RP = $100 \text{ k}\Omega$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}C$ and $V_{DD} = 12 \text{ V}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(POR)	Power-on reset voltage ⁽¹⁾	V _{OL} ≤ 0.2 V			8.0	V
V _{IT}	SENSE pin negative input threshold voltage	V _{DD} = 1.8 V to 36 V	397	400	403	mV
V _{IT+}	SENSE pin positive input threshold voltage	V _{DD} = 1.8 V to 36 V	400	405.5	413	mV
V _{HYS}	SENSE pin hysteresis voltage (HYS = V _{IT+} - V _{IT-})		2	5.5	12	mV
V	Low-level output voltage	$V_{DD} = 1.8 \text{ V}, I_{OUT} = 3 \text{ mA}$		130	250	mV
V_{OL}	Low-level output voltage	$V_{DD} = 5 \text{ V}, I_{OUT} = 5 \text{ mA}$		150	250	IIIV
	Input ourrest (at CENCE pin)	V_{DD} = 1.8 V and 36 V, V_{SENSE} = 6.5 V	-25	+1	+25	~ ^
I _{IN}	Input current (at SENSE pin)	V_{DD} = 1.8 V and 36 V, V_{SENSE} = 0.1 V	-15	+1	+15	nA
I _{D(leak)}	Open-drain leakage current	V _{DD} = 1.8 V and 36 V, V _{OUT} = 25 V		10	300	nA
I _{DD}	Supply current	V _{DD} = 1.8 V – 36 V		8	11	μΑ
UVLO	Undervoltage lockout (2)	V _{DD} falling	1.3	1.5	1.7	V

⁽¹⁾ The lowest supply voltage (V_{DD}) at which output is active; $t_{r(VDD)} > 15 \mu s/V$. If less than $V_{(POR)}$, the output is undetermined. (2) When V_{DD} falls below UVLO, OUT is driven low. The output cannot be determined if less than $V_{(POR)}$.



6.6 Timing Requirements

	<u> </u>					
	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t _{pd(HL)}	High-to-low propagation delay ⁽¹⁾	V_{DD} = 24 V, ±10-mV input overdrive, R _L = 100 k Ω , V _{OH} = 0.9 × V _{DD} , V _{OL} = 250 mV		9.9		μs
t _{pd(LH)}	Low-to-high propagation delay ⁽¹⁾	V_{DD} = 24 V, ±10-mV input overdrive, R _L = 100 kΩ, V _{OH} = 0.9 × V _{DD} , V _{OL} = 250 mV		28.1		μs
t _{d(start)} (2)	Startup delay	V _{DD} = 5 V		155		μs
t _r	Output rise time	V_{DD} = 12 V, 10-mV input overdrive, R_L = 100 kΩ, C_L = 10 pF, V_O = (0.1 to 0.9) × V_{DD}		2.7		μs
t _f	Output fall time	V_{DD} = 12 V, 10-mV input overdrive, R_L = 100 kΩ, C_L = 10 pF, V_O = (0.9 to 0.1) × V_{DD}		0.12		μs

- High-to-low and low-to-high refers to the transition at the input pin (SENSE). During power on, V_{DD} must exceed 1.8 V for at least 150 μs (typ) before the output state reflects the input condition.





Figure 1. Timing Diagram



6.7 Typical Characteristics

at $T_J = 25^{\circ}C$ and $V_{DD} = 12~V$ (unless otherwise noted)




Copyright © 2015–2018, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS


Typical Characteristics (continued)

at $T_J = 25$ °C and $V_{DD} = 12$ V (unless otherwise noted)




Input step ±200 mV

Figure 8. Propagation Delay vs Temperature (High-to-Low Transition at SENSE)




Input step ±200 mV

Figure 9. Propagation Delay vs Temperature (Low-to-High Transition at SENSE)




 $V_{DD} = 1.8 \text{ V}$



 $V_{DD} = 12 \text{ V}$

Figure 10. Output Voltage Low vs Output Sink Current





 $V_{DD} = 5 V$

Figure 12. Startup Delay vs Temperature

Submit Documentation Feedback

Copyright © 2015–2018, Texas Instruments Incorporated



7 Detailed Description

7.1 Overview


The TPS3711 combines a comparator and a precision reference for undervoltage detection. The TPS3711 features a wide supply voltage range (1.8 V to 36 V) and a high-accuracy threshold voltage of 400 mV (0.75% over temperature) with built-in hysteresis. The output is rated to 25 V and can sink up to 10 mA.

Set the input pin (SENSE) to monitor any voltage above 0.4 V by using an external resistor divider network. SENSE has very low input leakage current, allowing the use of a large resistor divider without sacrificing system accuracy. The relationship between the input and the output is shown in Table 1. Broad voltage thresholds are supported that enable the device to be used in a wide array of applications.

Table 1. Truth Table

CONDITION OUTPUT S		STATUS
SENSE > V _{IT+}	OUT high	Output high impedance
SENSE < V _{IT} _	OUT low	Output asserted

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Input Pin (SENSE)

The TPS3711 combines a comparator with a precision reference voltage. The comparator has one external input and one internal input connected to the internal reference. The falling threshold on SENSE is designed and trimmed to be equal to the reference voltage (400 mV). This configuration optimizes the device accuracy. The comparator also has built-in hysteresis that proves immunity to noise and ensures stable operation.

The comparator input swings from ground to 6.5 V (7.0 V absolute maximum), regardless of the device supply voltage used. Although not required in most cases, it is good analog design practice to place a 1-nF to 10-nF bypass capacitor at the comparator input for noisy applications in order to reduce sensitivity to transient voltage changes on the monitored signal.

For the comparator, the output (OUT) is driven to logic low when the input SENSE voltage drops below V_{IT-} . When the voltage exceeds V_{IT+} , OUT goes to a high-impedance state; see Figure 1.

7.3.2 Output Pin (OUT)

In a typical TPS3711 application, the output is connected to a reset or enable input of the processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the output is connected to the enable input of a voltage regulator [such as a dc-dc converter or low-dropout regulator (LDO)].

The TPS3711 provides an open-drain output (OUT); use a pullup resistor to hold the line high when the output goes to a high-impedance state. Connect this pullup resistor to a voltage rail that meets the logic requirements of the downstream device. The TPS3711 output can be pulled up to 25 V, independent of the device supply voltage. To ensure the proper voltage level, give some consideration when choosing the pullup resistor value. The pullup resistor value is determined by V_{OL} , output capacitive loading, and the open-drain leakage current ($I_{D(leak)}$). These values are specified in the *Electrical Characteristics* table.

Table 1 and the *Input Pin (SENSE)* section describe how the output is asserted or high impedance. See Figure 1 for a timing diagram that describes the relationship between threshold voltage and the respective output.

7.4 Device Functional Modes

7.4.1 Normal Operation (V_{DD} > UVLO)

When the voltage on VDD is greater than 1.8 V for at least 155 μ s, the OUT signal corresponds to the voltage on SENSE, as listed in Table 1.

7.4.2 Undervoltage Lockout $(V_{(POR)} < V_{DD} < UVLO)$

When the voltage on VDD is less than the device UVLO voltage, and greater than the power-on reset voltage, $V_{(POB)}$, the OUT signal is asserted regardless of the voltage on SENSE.

7.4.3 Power On Reset $(V_{DD} < V_{(POR)})$

When the voltage on VDD is lower than the required voltage to internally pull the asserted output to GND $(V_{(POR)})$, OUT is in a high-impedance state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS3711 is used as a precision voltage supervisor in several different configurations. The monitored voltage (V_{MON}) , VDD voltage, and output pullup voltage can be independent voltages or connected in any configuration. The following sections show the connection configurations and the voltage limitations for each configuration.

8.1.1 Input and Output Configurations

Figure 13 to Figure 14 show examples of the various input and output configurations.





Figure 13. Monitoring the Same Voltage as V_{DD}



NOTE: The input can monitor a voltage higher than V_{DD} (max) with the use of an external resistor divider network.

Figure 14. Monitoring a Voltage Other than V_{DD}



Application Information (continued)

8.1.2 Immunity to Input Pin Voltage Transients

The TPS3711 is immune to short voltage transient spikes on the input pin. Sensitivity to transients depends on both transient duration and amplitude; see Figure 3, *Minimum Pulse Duration vs Threshold Overdrive Voltage*.

8.2 Typical Application




Figure 15. 24-V, 10% Comparator

8.2.1 Design Requirements

Table 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Monitored voltage	24-V nominal, falling (V _{MON(UV)}) threshold 10% nominal (21.6 V)	V _{MON(UV)} = 21.8 V ±2.7%
Output logic voltage	3.3-V CMOS	3.3-V CMOS
Maximum current consumption	30 μΑ	24 μΑ

8.2.2 Detailed Design Procedure

8.2.2.1 Resistor Divider Selection

The resistor divider values and target threshold voltage can be calculated by using Equation 1 to determine $V_{MON(UV)}$.

$$V_{MON(UV)} = \left(1 + \frac{R1}{R2}\right) \times V_{IT-}$$

where

R1 and R2 are the resistor values for the resistor divider on the SENSE pin

V_{MON(UV)} is the target voltage at which an undervoltage condition is detected (1)

Choose an R_{TOTAL} (= R1 + R2) so that the current through the divider is approximately 100 times higher than the input current at the SENSE pin. Use resistors with high values to minimize current consumption (as a result of low input bias current) without adding significant error to the resistive divider. For details on sizing input resistors, refer to application report SLVA450, *Optimizing Resistor Dividers at a Comparator Input*, available for download from www.ti.com.



8.2.2.2 Pullup Resistor Selection

To ensure the proper logic-high voltage level (V_{HI}), select a pullup resistor value where the pullup voltage divided by the pullup resistor value does not exceed the sink-current capability of the device. Confirm this voltage level by verifying that the pullup voltage minus the open-drain leakage current ($I_{D(leak)}$) multiplied by the resistor is greater than the desired V_{HI} . These values are specified in the *Electrical Characteristics*.

Use Equation 2 to calculate the value of the pullup resistor.

$$\frac{V_{HI} - V_{pullup}}{I_{D(leak)}} \le RP \le \frac{V_{pullup}}{I_{OUT}}$$
(2)

8.2.2.3 Input Supply Capacitor

Although an input capacitor is not required for stability, for good analog design practice, connect a 0.1- μF low equivalent series resistance (ESR) capacitor across the VDD and GND pins. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source.

8.2.3 Application Curves




Figure 16. 24-V Window Monitor Output Response



9 Power Supply Recommendations

The TPS3711 has a 40-V absolute maximum rating on the VDD pin, with a recommended maximum operating condition of 36 V. If the voltage supply that provides power to VDD is susceptible to any large voltage transient that may exceed 40 V, or if the supply exhibits high voltage slew rates greater than 1 V/ μ s, then place an RC filter between the supply and VDD to filter any high-frequency transient surges on the VDD pin. In these cases, a 100- Ω resistor and 0.01- μ F capacitor are required, as shown in Figure 17.




Figure 17. Using an RC Filter to Remove High-Frequency Disturbances on VDD



10 Layout

10.1 Layout Guidelines

- Place R₁ and R₂ close to the device to minimize noise coupling into the SENSE node.
- Place the VDD decoupling capacitor close to the device.
- Avoid using long traces for the VDD supply node. The VDD capacitor (C_{VDD}), along with parasitic inductance from the supply to the capacitor, might form an LC tank and create ringing with peak voltages above the maximum VDD voltage. If long traces are unavoidable, see Figure 17 for an example of filtering VDD.

10.2 Layout Example




Figure 18. Recommended Layout



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following application report, available through the TI website at www.ti.com:

Optimizing Resistor Dividers at a Comparator Input, SLVA450

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3711DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11BO	Samples
TPS3711DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	11BO	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jan-2021


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3711DDCR	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3711DDCT	SOT- 23-THIN	DDC	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 7-Jan-2021




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS3711DDCR	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0	
TPS3711DDCT	SOT-23-THIN	DDC	6	250	213.0	191.0	35.0	



SMALL OUTLINE TRANSISTOR




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated