











**MAX232, MAX232I** 

SLLS047M-FEBRUARY 1989-REVISED NOVEMBER 2014

# MAX232x Dual EIA-232 Drivers/Receivers

#### **Features**

- Meets or Exceeds TIA/EIA-232-F and ITU Recommendation V.28
- Operates From a Single 5-V Power Supply With 1.0-µF Charge-Pump Capacitors
- Operates up to 120 kbit/s
- Two Drivers and Two Receivers
- ±30-V Input Levels
- Low Supply Current: 8 mA Typical
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
- Upgrade With Improved ESD (15-kV HBM) and 0.1-µF Charge-Pump Capacitors is Available With the MAX202 Device

## 2 Applications

- TIA/EIA-232-F
- **Battery-Powered Systems**
- **Terminals**
- Modems
- Computers

## 3 Description


The MAX232 device is a dual driver/receiver that includes a capacitive voltage generator to supply TIA/EIA-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/EIA-232-F inputs to 5-V TTL/CMOS levels. These receivers have a typical threshold of 1.3 V, a typical hysteresis of 0.5 V, and can accept ±30-V inputs. Each driver converts TTL/CMOS input levels into TIA/EIA-232-F levels.

### **Device Information**(1)

ORDER NUMBER	PACKAGE (PIN)	BODY SIZE
	SOIC (16)	9.90 mm × 3.91 mm
MAYOON	SOIC (16)	10.30 mm × 7.50 mm
MAX232x	PDIP (16)	19.30 mm × 6.35 mm
	SOP (16)	10.3 mm × 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# Simplified Schematic





# **Table of Contents**

1	Features 1		9.1 Overview	9
2	Applications 1		9.2 Functional Block Diagram	9
3	Description 1		9.3 Feature Description	9
4	Simplified Schematic		9.4 Device Functional Modes	9
5	Revision History	10	Application and Implementation	
6	Pin Configuration and Functions		10.1 Application Information	10
7	Specifications4		10.2 Typical Application	10
'	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	11
	7.2 Handling Ratings	12	Layout	11
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	11
	7.4 Thermal Information		12.2 Layout Example	11
	7.5 Electrical Characteristics — Device	13	Device and Documentation Support	12
	7.6 Electrical Characteristics — Driver		13.1 Related Links	12
	7.7 Electrical Characteristics — Receiver		13.2 Trademarks	12
	7.8 Switching Characteristics		13.3 Electrostatic Discharge Caution	12
	7.9 Typical Characteristics		13.4 Glossary	12
8 9	Parameter Measurement Information	14	Mechanical, Packaging, and Orderable Information	12
-				

# **5 Revision History**

CI	hanges from Revision L (March 2004) to Revision M	Pag
•	Removed Ordering Information table.	
•	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Moved T <sub>stg</sub> to Handling Ratings table.	


Submit Documentation Feedback



# 6 Pin Configuration and Functions

#### **Top View**

MAX232 . . . D, DW, N, OR NS PACKAGE MAX232I . . . D, DW, OR N PACKAGE (TOP VIEW)



#### **Pin Functions**

PIN	PIN		DESCRIPTION	
NAME	NO.	TYPE	DESCRIPTION	
C1+	1	_	Positive lead of C1 capacitor	
VS+	2	0	Positive charge pump output for storage capacitor only	
C1-	3	_	egative lead of C1 capacitor	
C2+	4	_	Positive lead of C2 capacitor	
C2-	5	_	Negative lead of C2 capacitor	
VS-	6	0	Negative charge pump output for storage capacitor only	
T2OUT, T1OUT	7, 14	0	RS232 line data output (to remote RS232 system)	
R2IN, R1IN	8, 13	1	RS232 line data input (from remote RS232 system)	
R2OUT, R1OUT	9, 12	0	Logic data output (to UART)	
T2IN, T1IN	10, 11	I	Logic data input (from UART)	
GND	15	_	Ground	
V <sub>CC</sub>	16	_	Supply Voltage, Connect to external 5V power supply	



# 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Input Supply voltage range (2)		-0.3	6	V
$V_{S+}$	Positive output supply voltage range		$V_{CC} - 0.3$	15	V
$V_{S-}$	Negative output supply voltage range	-0.3	-15	V	
V	Input voltage range	T1IN, T2IN	-0.3	$V_{CC} + 0.3$	V
VI		R1IN, R2IN		±30	V
V	Output valtage venge	T1OUT, T2OUT	$V_{S-} - 0.3$	$V_{S+} + 0.3$	V
Vo	Output voltage range	R1OUT, R2OUT	-0.3	$V_{CC} + 0.3$	V
	Short-circuit duration	T1OUT, T2OUT		Unlimited	
$T_J$	Operating virtual junction temperature	•		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to network GND.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2000	W
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

	-			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.5	5	5.5	V	
V <sub>IH</sub>	High-level input voltage (T1IN,T2IN)		2			V	
V <sub>IL</sub>	Low-level input voltage (T1IN, T2IN)				0.8	V	
R1IN, R2IN	Receiver input voltage				±30	V	
T <sub>A</sub>	Operating free air temperature	MAX232		0		70	°C
	Operating free-air temperature	MAX232I		-40		85	-0

#### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		MAX232xD	MAX232xDW	MAX232xN	MAX232xNS	
		SOIC	SOIC wide	PDIP	SOP	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	57	67	64	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 7.5 Electrical Characteristics — Device

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = 5.5V, all outputs open, T <sub>A</sub> = 25°C		8	10	mA

Test conditions are C1–C4 = 1  $\mu F$  at V  $_{CC}$  = 5 V  $\pm$  0.5 V All typical values are at V  $_{CC}$  = 5 V, and T  $_A$  = 25°C.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.6 Electrical Characteristics — Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	T1OUT, T2OUT	$R_L = 3 \text{ k}\Omega \text{ to GND}$	5	7		<b>V</b>
$V_{OL}$	Low-level output voltage (3)	T1OUT, T2OUT	$R_L = 3 \text{ k}\Omega \text{ to GND}$		-7	-5	<b>V</b>
r <sub>O</sub>	Output resistance	T1OUT, T2OUT	$V_{S+} = V_{S-} = 0, V_O = \pm 2 V$	300			Ω
I <sub>OS</sub> (4)	Short-circuit output current	T1OUT, T2OUT	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$		±10		mA
I <sub>IS</sub>	Short-circuit input current	T1IN, T2IN	$V_1 = 0$			200	μΑ

Test conditions are C1–C4 = 1  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

#### 7.7 Electrical Characteristics — Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS(1)	MIN	TYP <sup>(2)</sup>	MAX	UNIT	
$V_{OH}$	High-level output voltage	R1OUT, R2OUT	$I_{OH} = -1 \text{ mA}$	3.5			V
$V_{OL}$	Low-level output voltage (3)	R1OUT, R2OUT	$I_{OL} = 3.2 \text{ mA}$			0.4	V
$V_{\text{IT+}}$	Receiver positive-going input threshold voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		1.7	2.4	V
V <sub>IT</sub>	Receiver negative-going input threshold voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	0.8	1.2		٧
$V_{\text{hys}}$	Input hysteresis voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V	0.2	0.5	1	٧
r <sub>l</sub>	Receiver input resistance	R1IN, R2IN	$V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$	3	5	7	kΩ

Test conditions are C1–C4 = 1  $\mu F$  at  $V_{CC}$  = 5 V  $\pm$  0.5 V. All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

### 7.8 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
SR	Driver slew rate	RL = $3 \text{ k}\Omega$ to $7 \text{ k}\Omega$ , see Figure 4			30	V/μs
SR(t)	Driver transition region slew rate	see Figure 5		3		V/μs
	Data rate	One TOUT switching		120		kbit/s
t <sub>PLH®)</sub>	Receiver propagation delay time, low- to high-level output	TTL load, see Figure 3		500		ns
t <sub>PHL®)</sub>	Receiver propagation delay time, high- to low-level output	TTL load, see Figure 3		500		ns

(1) Test conditions are C1–C4 = 1  $\mu$ F at  $V_{CC}$  = 5 V  $\pm$  0.5 V.


The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

Not more than one output should be shorted at a time.

The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.




# 7.9 Typical Characteristics





### 8 Parameter Measurement Information




- The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , duty cycle  $\leq 50\%$ .
- C<sub>L</sub> includes probe and jig capacitance.
- All diodes are 1N3064 or equivalent.

Figure 3. Receiver Test Circuit and Waveforms for  $t_{\text{PHL}}$  and  $t_{\text{PLH}}$  Measurements

Submit Documentation Feedback




# **Parameter Measurement Information (continued)**



- A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , duty cycle  $\leq 50\%$ .
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Waveforms for t<sub>PHL</sub> and t<sub>PLH</sub> Measurements (5-μs Input)



A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , duty cycle  $\leq 50\%$ .

Figure 5. Test Circuit and Waveforms for  $t_{THL}$  and  $t_{TLH}$  Measurements (20- $\mu$ s Input)

Submit Documentation Feedback




## 9 Detailed Description

#### 9.1 Overview

The MAX232 device is a dual driver/receiver that includes a capacitive voltage generator using four capacitors to supply TIA/EIA-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/EIA-232-F inputs to 5-V TTL/CMOS levels. These receivers have a typical threshold of 1.3 V, a typical hysteresis of 0.5 V, and can accept ±30-V inputs. Each driver converts TTL/CMOS input levels into TIA/EIA-232-F levels. The driver, receiver, and voltage-generator functions are available as cells in the Texas Instruments LinASIC™ library. Outputs are protected against shorts to ground.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### 9.3.1 Power

The power block increases and inverts the 5V supply for the RS232 driver using a charge pump that requires four 1-µF external capacitors.

#### 9.3.2 RS232 Driver

Two drivers interface standard logic level to RS232 levels. Internal pull up resistors on TIN inputs ensures a high input when the line is high impedance.

#### 9.3.3 RS232 Receiver

Two receivers interface RS232 levels to standard logic levels. An open input will result in a high output on ROUT.

## 9.4 Device Functional Modes

#### 9.4.1 V<sub>CC</sub> powered by 5V

The device will be in normal operation.

#### 9.4.2 V<sub>CC</sub> unpowered

When MAX232 is unpowered, it can be safely connected to an active remote RS232 device.

Table 1. Function Table Each Driver(1)

INPUT	OUTPUT
TIN	TOUT
L	Н
Н	L

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Copyright © 1989–2014, Texas Instruments Incorporated Subr



Table 2	Function	Table	Fach	Receiver <sup>(1)</sup>
I able 2.	i unchon	Iabic	Lacii	ILCCCIVCI

INPUTS	OUTPUT
RIN	ROUT
L	Н
Н	L
Open	Н

H = high level, L = low level, X = irrelevant, Z = high impedance (off),
 Open = disconnected input or connected driver off

# 10 Application and Implementation


### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

For proper operation add capacitors as shown in Figure 6. Pins 9 through 12 connect to UART or general purpose logic lines. EIA-232 lines will connect to a connector or cable.

## 10.2 Typical Application



 $\dagger$  C3 can be connected to V<sub>CC</sub> or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown. In addition to the 1-µF capacitors shown, the MAX202 can operate with 0.1-µF capacitors.

Figure 6. Typical Operating Circuit

#### 10.2.1 Design Requirements

- V<sub>CC</sub> minimum is 4.5 V and maximum is 5.5 V.
- Maximum recommended bit rate is 120 kbps.


#### 10.2.2 Detailed Design Procedure

Use 1 uF tantalum or ceramic capacitors.



## **Typical Application (continued)**

#### 10.2.3 Application Curves



# 11 Power Supply Recommendations

The  $V_{CC}$  voltage should be connected to the same power source used for logic device connected to TIN pins.  $V_{CC}$  should be between 4.5V and 5.5V.

### 12 Layout

## 12.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times.

#### 12.2 Layout Example




Figure 9. Layout Schematic

Copyright © 1989–2014, Texas Instruments Incorporated

Submit Documentation Feedback



## 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MAX232	Click here	Click here	Click here	Click here	Click here
MAX232I	Click here	Click here	Click here	Click here	Click here

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

### 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

www.ti.com

17-Jun-2023

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MAX232D	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DE4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DG4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	MAX232	Samples
MAX232DRE4	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DRG4	LIFEBUY	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DWE4	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DWG4	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DWR	LIFEBUY	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DWRE4	LIFEBUY	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232DWRG4	LIFEBUY	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	
MAX232ID	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX232I	
MAX232IDG4	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX232I	
MAX232IDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX232I	Samples
MAX232IDW	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX232I	
MAX232IDWG4	LIFEBUY	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX232I	
MAX232IDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX232I	Samples
MAX232IDWRE4	LIFEBUY	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX232I	
MAX232IDWRG4	LIFEBUY	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX232I	
MAX232IN	LIFEBUY	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	MAX232IN	
MAX232INE4	LIFEBUY	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	MAX232IN	
MAX232N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MAX232N	Samples
MAX232NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	MAX232N	Samples
MAX232NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX232	Samples

<sup>(1)</sup> The marketing status values are defined as follows:



# PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2023

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 1-Apr-2023


### TAPE AND REEL INFORMATION



### 

	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX232DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX232DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX232DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX232DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX232DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX232DWRG4	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX232IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX232IDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX232IDWRG4	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX232NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com 1-Apr-2023




\*All dimensions are nominal

an annonsions are norminar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm
MAX232DR	SOIC	D	16	2500	333.2	345.9	28.6
MAX232DR	SOIC	D	16	2500	356.0	356.0	35.0
MAX232DRG4	SOIC	D	16	2500	340.5	336.1	32.0
MAX232DRG4	SOIC	D	16	2500	356.0	356.0	35.0
MAX232DWR	SOIC	DW	16	2000	350.0	350.0	43.0
MAX232DWRG4	SOIC	DW	16	2000	350.0	350.0	43.0
MAX232IDR	SOIC	D	16	2500	340.5	336.1	32.0
MAX232IDWR	SOIC	DW	16	2000	350.0	350.0	43.0
MAX232IDWRG4	SOIC	DW	16	2000	350.0	350.0	43.0
MAX232NSR	SO	NS	16	2000	367.0	367.0	38.0



www.ti.com 1-Apr-2023

### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
MAX232D	D	SOIC	16	40	506.6	8	3940	4.32
MAX232D	D	SOIC	16	40	507	8	3940	4.32
MAX232DE4	D	SOIC	16	40	507	8	3940	4.32
MAX232DE4	D	SOIC	16	40	506.6	8	3940	4.32
MAX232DG4	D	SOIC	16	40	507	8	3940	4.32
MAX232DG4	D	SOIC	16	40	506.6	8	3940	4.32
MAX232DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
MAX232DWE4	DW	SOIC	16	40	506.98	12.7	4826	6.6
MAX232DWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
MAX232ID	D	SOIC	16	40	507	8	3940	4.32
MAX232IDG4	D	SOIC	16	40	507	8	3940	4.32
MAX232IDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
MAX232IDWG4	DW	SOIC	16	40	506.98	12.7	4826	6.6
MAX232IN	N	PDIP	16	25	506	13.97	11230	4.32
MAX232INE4	N	PDIP	16	25	506	13.97	11230	4.32
MAX232N	N	PDIP	16	25	506	13.97	11230	4.32
MAX232N	N	PDIP	16	25	506	13.97	11230	4.32
MAX232NE4	N	PDIP	16	25	506	13.97	11230	4.32
MAX232NE4	N	PDIP	16	25	506	13.97	11230	4.32



SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



### NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



7.5 x 10.3, 1.27 mm pitch


SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated