# **Power MOSFET**30 V, 51 A, Single N-Channel, TO-220AB

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Low RG
- These Devices are Pb-Free and are RoHS Compliant

# **Applications**

- Power Motor Control
- High Current, High Side Switching
- DC-DC Converters

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Vo	Drain-to-Source Voltage			30	V
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	12.8	Α
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		9.9	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	3.75	W
Continuous Drain		T <sub>A</sub> = 25°C	ID	10.2	Α
Current $R_{\theta JA}$ (Note 2)	Steady State	T <sub>A</sub> = 85°C		7.9	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	2.40	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	51	Α
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C		39.5	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	60	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	154	Α
Current Limited by P	ackage	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	95	Α
Operating Junction a Temperature	Operating Junction and Storage Temperature			-55 to +175	°C
Source Current (Bod	Source Current (Body Diode)			50	Α
Drain to Source dV/dt			dV/dt	6	V/ns
Energy (V <sub>DD</sub> = 24 V,	Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 24 V, $V_{GS}$ = 10 V, $I_L$ = 18 $A_{pk}$ , $L$ = 0.3 mH, $R_G$ = 25 $\Omega$ )			48.6	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


1




# ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	13.1 mΩ @ 10 V	51 A
30 V	22 mΩ @ 4.5 V	JIA



# MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location

Y = Year

WW = Work Week
G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

# THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	2.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	40	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{ heta JA}$	62.5	

- Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
   Surface-mounted on FR4 board using the minimum recommended pad size.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•			ı		1	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				24.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$ ,	T <sub>J</sub> = 25 °C			1	
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A		10.5	13.1	
		V <sub>GS</sub> = 4.5 V I <sub>D</sub> = 20 A		17.6	22	mΩ	
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 A			6.7		S
Gate Resistance	R <sub>G</sub>	T <sub>A</sub> = 25°	С		0.80		Ω
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 12 V			895		pF
Output Capacitance	C <sub>OSS</sub>				220		
Reverse Transfer Capacitance	C <sub>RSS</sub>				120		
Total Gate Charge	Q <sub>G(TOT)</sub>				7.7	10.8	
Threshold Gate Charge	Q <sub>G(TH)</sub>	1			1.6		]
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 1$	5 V; I <sub>D</sub> = 30 A		3.4		nC
Gate-to-Drain Charge	$Q_{GD}$				3.6		1
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 11.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			17		nC
SWITCHING CHARACTERISTICS (Note	4)						
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			21.5		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				12		
Fall Time	t <sub>f</sub>				3.2		1
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			6.3		
Rise Time	t <sub>r</sub>				13.4		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				17.6		ns
Fall Time	t <sub>f</sub>				1.6		1


- 3. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
DRAIN-SOURCE DIODE CHARACTERISTICS								
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.95	1.2	\ /	
		$V_{GS} = 0 V,$ $I_{S} = 30 A$	T <sub>J</sub> = 125°C		0.85		V	
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, dls/dt = 100 A/ $\mu$ s, $I_{S}$ = 30 A			14.8			
Charge Time	ta				8.3		ns	
Discharge Time	t <sub>b</sub>				6.5			
Reverse Recovery Charge	Q <sub>RR</sub>				5.3		nC	

<sup>3.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. 4. Switching characteristics are independent of operating junction temperatures.

#### TYPICAL PERFORMANCE CURVES



60  $V_{DS} \ge 10 \text{ V}$ 50 ID, DRAIN CURRENT (A) 40 30 20  $T_J = 125^{\circ}C$  $T_J = 25^{\circ}C$ 10  $T_J = -55^{\circ}C$ 0 2 5 7 1 3 V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics

45





Figure 3. On-Resistance vs. Gate-to-Source

Voltage

Figure 4. On-Resistance vs. Drain Current and

Gate Voltage




100,000 V<sub>GS</sub> = 0 V T<sub>J</sub> = 150°C T<sub>J</sub> = 125°C T<sub>J</sub> = 25°C T<sub>J</sub> = 2

Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage


#### TYPICAL PERFORMANCE CURVES



15 13.5 12  $Q_T$ 10.5 7.5 6  $Q_1$  $Q_2$ 4.5  $I_{D} = 30 \text{ A}$ 3  $V_{DD} = 15 V$  $V_{GS} = 11.5 V$ 1.5  $T_J = 25^{\circ}C$ 6 8 9 10 11 12 13 14 15 16 0 7 Q<sub>G</sub>, TOTAL GATE CHARGE (nC)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge







Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current






Figure 11. Maximum Rated Forward Biased Safe Operating Area

Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

# **TYPICAL PERFORMANCE CURVES**




Figure 13. Avalanche Characteristics

# **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NTP4813NLT4G	TO-220AB (Pb-Free)	50 Units / Rail


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### TO-220, SINGLE GAUGE

CASE 221AB ISSUE A





#### NOTES

- . DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCHES.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
- 4. PRODUCT SHIPPED PRIOR TO 2008 HAD DIMENSIONS
- S = 0.045 0.055 INCHES (1.143 1.397 MM)

	INCHES		MILLIMETER			
DIM	MIN	MAX	MIN	MAX		
Α	0.570	0.620	14.48	15.75		
В	0.380	0.405	9.66	10.28		
С	0.160	0.190	4.07	4.82		
D	0.025	0.035	0.64	0.88		
F	0.142	0.147	3.61	3.73		
G	0.095	0.105	2.42	2.66		
Н	0.110	0.155	2.80	3.93		
J	0.018	0.025	0.46	0.64		
K	0.500	0.562	12.70	14.27		
L	0.045	0.060	1.15	1.52		
N	0.190	0.210	4.83	5.33		
Q	0.100	0.120	2.54	3.04		
R	0.080	0.110	2.04	2.79		
S	0.020	0.024	0.508	0.61		
T	0.235	0.255	5.97	6.47		
U	0.000	0.050	0.00	1.27		
٧	0.045		1.15			
Z		0.080		2.04		

#### STYLE 5:

- PIN 1. GATI
  - 2. DRAIN 3. SOURCE
  - 4. DRAIN

ON Semiconductor and war are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the Failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opport

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative