- **1.2-GHz Operation**
- **Two Operating Modes:**
	- **Philips SA7025 Emulation Mode Terminal-for-Terminal and Programming Compatible**
	- **Extended Performance Mode (EPM)**
- **Dual RF-IF Phase-Locked Loops**
- **Fractional-N or Integer-N Operation**
- **Programmable EPM Fractional Modulus of 1–16**
- **Normal, Speed-Up, and Fractional Compensation Charge Pumps**
- **Low-Power Consumption**

SLWS111– NOVEMBER 2000

description

The TRF2056 device is a low-voltage, low-power consumption 1.2-GHz fractional-N/integer-N frequency synthesizer component for wireless applications. Fractional-N division and an integral speed-up charge pump achieve rapid channel switching. Two operating modes are available: 1) SA7025 emulation mode in which the device emulates the Philips SA7025 fractional-N synthesizer and 2) extended performance mode (EPM), which provides additional features, including fractional accumulator modulos from 1 to 16 (compared to only 5 or 8 for the SA7025 synthesizer).

The TRF2056 device provides external loop filters and all functions necessary for voltage-controlled oscillator (VCO) control in a dual phase-locked loop (PLL) frequency synthesizer system. A main channel is provided for radio frequency (RF) channels and an auxiliary channel for intermediate frequency (IF) channels. The current-output charge pumps directly drive passive resistance-capacitance (RC) filter networks to generate VCO control voltages. Rapid main-channel frequency switching is achieved with a charge pump arrangement that increases the current drive and alters the loop-filter frequency response during the speed-up mode portion of the switching interval.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2000, Texas Instruments Incorporated

SLWS111– NOVEMBER 2000

functional block diagram†

† Terminals 4, 7, 12, 15, and 20 are for supply voltage. Terminal 19 is for testing. These terminals are not shown.

‡ Conversion and selection block provides emulation of SA7025 64/65/72 triple-modulus prescaler operation using the TRF2056 32/33 dual-modulus prescaler.

SLWS111– NOVEMBER 2000

Terminal Functions

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to VSSA.

SLWS111– NOVEMBER 2000

recommended operating conditions

dc electrical characteristics V_{DD} **=** V_{DDA} **=** V_{CCP} **= 3.3 V,** T_A **=25 °C internal registers: CN = 128, CL = 1, CK = 3, PA = 1 external components: RN = 18 k**Ω, **RF = 20 k**Ω, **RA = 100 k**Ω **(unless otherwise noted)**

supply current: I = IDD + ICCP + IDDA

NOTE 2: VRN = VRA = VRF = VDDA

digital interface

charge pump currents (see Figure 1)

auxiliary charge pump

proportional charge pump, normal mode, VRF = VDDA

charge pump currents (see Figure 1) (continued)

proportional charge pump, speed-up mode, VRF = VDDA (see speed-up mode operation)

integral charge pump, speed-up mode, VRF = VDDA (see speed-up mode operation)

fractional compensation proportional charge pump, normal mode, V_{RN} = V_{DDA}

NOTE: 3. Fractional compensation current is proportional to the numerator content of the fractional accumulator (FNUM).

charge pump leakage currents, VRN = VRA = VRF = VDDA

ac electrical characteristics, VDD = VCCP = 2.9 V, VDDA = 3.9 V, TA = 25°**C (unless otherwise noted)**

main divider

SLWS111– NOVEMBER 2000

ac electrical characteristics, VDD = VCCP = 2.9 V, VDDA = 3.9 V, TA = 25°**C (unless otherwise noted) (continued)**

auxiliary divider

reference divider

timing requirements, serial data interface (see Figure 2)

PARAMETER MEASUREMENT INFORMATION

charge-pump current output definitions

Figure 1. Charge-Pump Output Current Definitions

The relative output current variation is defined as the percent difference between charge-pump current output at two charge-pump output voltages and the mean charge-pump current output (see Figure 1):

$$
\frac{\Delta I_{\text{OUT REL}}}{|I_{\text{OUT MEAN}}|} = 2 \times \frac{\left(I_2 - I_1 \right)}{|I_2 + I_1|} \times 100\%
$$

where

$$
V_1 = 0.7 V, V_2 = V_{DDA} - 0.8 V.
$$

Output current matching is defined as the difference between charge-pump sinking current output and charge-pump sourcing current output at a given charge-pump output (see Figure 1).

$$
\Delta I_{\text{OUT MATCH}} = I_{\text{SINK}} - I_{\text{SOURCE}}
$$

where

$$
V_1 \leq \text{Voltage} \leq V_2.
$$

SLWS111– NOVEMBER 2000

serial-data interface timing

Figure 2. Serial-Data Interface Timing

PRINCIPLES OF OPERATION

serial programming input

The TRF2056 internal registers are programmed using a three-wire (CLOCK, DATA, STROBE) serial interface. The serial data is structured into 24-bit standard-length or 32-bit long-length words where one or four bits are dedicated address bits. The flag LONG in the D-Word determines whether the A0 (LONG = 0) or A1 (LONG = 1) format is applicable. Figure 3 and Figure 4 show the format of the serial data for two modes of TRF2056 operation: SA7025 emulation and EPM, respectively. The least significant bits (LSB) of the C-Word determines the operational mode of the TRF2056 device: $00 = SAT025$ emulation, $01 = EPM$.

In the SA7025 emulation mode, the TRF2056 device emulates the Philips SA7025 synthesizer with respect to serial programming. Microcontroller software written for the SA7025 synthesizer works transparently when the TRF2056 device is operated in the SA7025 emulation mode.

Figure 2 shows the timing diagram of the serial input. When STROBE is low, the signal on DATA is clocked into a shift register on the positive edges of CLOCK. When STROBE is high, depending on 1 or 4 address bit(s), the data is latched into different working registers or temporary registers. In order to fully program the synthesizer, four words must be sent: D, C, B, and A. The E-Word is for testing purposes only.

The A-Word contains new data for the main divider. The A-Word is loaded only when a main divider synchronization signal is also active. This is done to avoid phase jumps while reprogramming the main divider. The synchronization signal is generated by the main divider.

When the TRF2056 device is operated in any mode, programming the A-Word sets the main charge pumps, which are located on outputs PHP and PHI, to speed-up mode, as long as STROBE is high.

> **NOTE: The C-Word must be sent during the first programming cycle after powerup in order to set the mode of operation (SA7025 or EPM).**

PRINCIPLES OF OPERATION

Figure 3. Serial Word Format for SA7025 Emulation Mode

SLWS111– NOVEMBER 2000

PRINCIPLES OF OPERATION

PRINCIPLES OF OPERATION

Figure 4. Serial Word Format for Extended Performance Mode

SLWS111– NOVEMBER 2000

PRINCIPLES OF OPERATION

Table 2. Extended Performance Mode Function

PRINCIPLES OF OPERATION

main divider-general (see Figure 5)

The differential RFIN inputs are amplified to internal ECL logic levels and provide excellent sensitivity (better than –20 dBm at 1 GHz), making the prescaler ideally suited for direct interface with a VCO. The internal dual-modulus (32/33) prescaler and counter sections divide the VCO frequency down to the reference phase detector frequency. The prescaler division ratio (÷32 or ÷33) is controlled by a feedback signal that is a function of the 18-bit N-field counters. The N-field counter section has 2 separate counters: a 5-bit A-Counter and a 13-bit B-Counter. The prescaler divides by 33 until the A-Counter reaches terminal count and then divides by 32 until the B-Counter reaches terminal count, whereupon both counters reset and the cycle repeats. The following equation relates the total N division as a function of the 32/33 prescaler:

 $N_{\text{Total}} = 32 (B - A) + 33 (A)$

where $0 \le A \le 31$, and $31 \le B \le 8191$.

It is not necessary to determine the values of A and B in the equation above; simply program the N field with the total division ratio desired (fractional effects are ignored).

The N-division ratio has a range of $992 \le N_{\text{Total}} \le 262143$.

Figure 5. Main Divider Organization

main divider – SA7025 emulation

The internal triple modulus prescaler configuration of the SA7025 synthesizer provides for prescaler division ratios of 64/65/72. The TRF2056 device has internal conversion logic that allows the TRF2056 device to emulate the SA7025 main divider operation. When operated in the SA7025 emulation mode, the TRF2056 device is programmed using the SA7025 serial interface format shown in Figure 3. The TRF2056 internal conversion is transparent and need not be considered under normal use, thereby allowing use of existing SA7025 programming codes without change.

The following equations relate the total N-division as a function of the emulated 64/65 dual-modulus and 64/65/72 triple-modulus prescalers:

 $N_{\text{Total}} = 64 \, (\text{NM1} + 2) + 65 \, (\text{NM2})$ where $PR = 01$ and $N_{\text{Total}} = 64 \text{ (NM1 + 2) + 65 (NM2) + 72 (NM3 + 1)}$ where $PR = 10$.

PRINCIPLES OF OPERATION

For contiguous channels, the following rules must be observed:

- For PR = 01: 61 \leq NM1 \leq 4095 and 0 \leq NM2 \leq 63, which yields minimum and maximum divide ratios of 4032 and 266303, respectively.
- For PR = 10: 14 \leq NM1 \leq 4095 and 0 \leq NM2 \leq 15, and 0 \leq NM3 \leq 15, which yields minimum and maximum divide ratios of 1096 and 264335, respectively.

main divider – synchronization

The A-Word is loaded only when a main divider synchronization signal is active. This prevents phase jumps when reprogramming the main divider. The synchronization signal is generated by the main divider, and it is active while the main divider is counting down from the programmed value. When the main divider reaches its terminal count, a main divider output pulse is sent to the main phase detector. Also at this time, the loading of the A-Word is disabled. Therefore, to correctly load the new A-Word, STROBE must be active high for at least a minimum number of VCO input cycles at RFIN.

main divider – fractional accumulator

The TRF2056 main synthesizer loop can operate as a traditional integer-N feedback PLL or as a fractional-N feedback PLL. The integer-N feedback loop divides the VCO frequency by integer values of N, which results in phase detector reference comparisons at the desired channel spacing. A fractional-N feedback loop divides the VCO frequency by an integer term plus a fractional term, which results in phase detector reference comparisons at integer multiples of the desired system channel spacing.

Integer-N division: VCO frequency $\div N$ = phase detector reference frequency $=$ channel spacing

Fractional-N division: VCO frequency \div (N + NF/FMOD) = phase detector reference frequency $=$ FMOD \times channel spacing

where $0 \leq NF$ < FMOD and $1 \leq FMOD \leq 16$.

Because the main counter and prescaler sections cannot divide by a fraction of an integer, the fractional-N division is accomplished by averaging main divider cycles by N and N+1. A fractional accumulator is programmed with values of NF and FMOD to control the main counter and prescaler sections to divide by N or N+1.

The fractional accumulator operates modulo FMOD and is incremented by NF at the completion of each main divider cycle. When the fractional accumulator overflows, division by N+1 occurs. Otherwise, the main counters and prescaler divide by N; division by N+1 is transparent to the user. Table 3 shows the contents of the fractional accumulator and the resulting N or N+1 division for two fractional division ratios.

PRINCIPLES OF OPERATION

$NF = 6$, $FMOD = 8$ **NUMERATOR STATE ACCUMULATOR NUMERATOR STATE** 4 $\div N + 1$, overflow 2 $+ N + 1$, overflow $0 \div N + 1$, overflow $4 \div N + 1$, overflow $\div N + 1$, overflow 0 $\div N + 1$, overflow

Table 3. Fractional Accumulator Operation

For example, suppose that a typical AMPS channel of 953.25 MHz is desired. Because AMPS channel spacing is 30 kHz, for fractional-N operation the main phase detector reference frequency must be a multiple of 30 kHz; 240 kHz is typical. A value of FMOD = 8 is selected because 240 kHz $/$ 30 kHz = 8. Dividing the channel frequency by the reference frequency results in 953.13 MHz \div 240 kHz = 3971.375 = 3971 3/8. This example is shown in Table 3 where $NF = 3$ and $FMOD = 8$. The table shows that over the period of a complete fractional accumulator cycle, the fractional accumulator overflows 3 times for every 8 main divider cycles. Figure 6 illustrates the division by N or N+1 for this 3/8 fractional channel example.

The mean division over the complete fractional accumulator cycle as shown in Figure 6 is:

$$
N_{\text{MEAN}} = \frac{3971 + 3971 + 3972 + 3971 + 3971 + 3972 + 3971 + 3972}{8} = 3971.375
$$

= 3971 + 3/8

Therefore, fractional channels are available every 30 kHz or 240 kHz $\frac{1}{\text{FMOD}} = \frac{240 \text{ kHz}}{8}$ $\frac{1}{8}$.

main divider – integer channels

In the case where NF = 0, only division by N occurs, and the fractional accumulator is essentially in a steady state with a numerator of 0. It never increments or overflows. A channel that requires NF = 0 is a pure integer channel because the fractional term of $\frac{\textsf{NF}}{\textsf{FMOD}}$ is zero.

SLWS111– NOVEMBER 2000

PRINCIPLES OF OPERATION

main divider – fractional-N sidebands and compensation

Programming a fractional-N channel means the main divider and prescaler divide by N or N + 1 as dictated by the operation of the fractional accumulator. Because the main divider operation is integer in nature and the desired VCO frequency is not, the output of the main phase detector is modulated with a resultant fractional-N phase ripple that produces sideband energy if left uncompensated. This phase ripple is proportional and synchronized to the contents of the fractional accumulator that is used to control fractional-N sideband compensation. Only channels that require a nonzero value of NF have the fractional-N sideband energy. The fractional-N sidebands, which appear at offset frequencies from the VCO fundamental tone, are multiples of NF/FMOD. Figure 7 shows the fractional-N phase detector ripple for a 3/8 fractional channel.

Figure 7. Fractional-N Phase Detector Ripple for 3/8 Channel

The TRF2056 device has internal circuitry that provides a means to compensate for the phase detector fractional-N phase ripple, thereby significantly reducing the magnitude of the fractional-N sidebands. Because the current waveform output of the main PLL proportional charge pumps is modulated with the phase detector fractional-N phase ripple, a fractional-N compensation charge-pump output is summed with the main PLL proportional charge pump.

Figure 8 shows the fractional-N ripple magnitude on the main PHP charge-pump output. The magnitude is essentially constant, and the pulse width is modulated with the contents of the fractional accumulator. The area under the main PHP charge-pump curve represents the amount of charge delivered to the loop filter network. In order to minimize fractional-N sidebands in the VCO spectrum, the compensation current waveform is generated to have equal and opposite sign magnitude area to the main PHP charge pump.

SLWS111– NOVEMBER 2000

Figure 8. Main PHP and Compensation Charge Pump Fractional-N Waveforms for 3/8 Channel

The compensation waveform is pulse-amplitude modulated with the contents of the fractional accumulator. The main PHP pulse magnitude is much larger than the compensation pulse magnitude but the compensation pulse has a much longer duration than that of the main PHP pulse. The compensation pulse is optimally centered around the main PHP charge pump pulse in order to avoid additional sideband energy due to the phase offset between the main and compensation pulses.

The following example illustrates a method for determining correct values for RN, RF, and CN for minimal fractional-N sidebands based on VCO frequency and reference frequency.

Assumptions: The main VCO is locked on channel. 953 MHz ± 10 MHz main VCO operation (942.99 MHz to 962.91 MHz) 19.44 MHz reference frequency 240 kHz phase detector reference frequency 500 µA peak main PHP current

1. Determine the fundamental fractional-N pulse width portion of the main PHP charge-pump output waveform for the lower, upper, and mean frequencies.

$$
\text{Frac}_{\text{PW} - \text{LWR}} = \frac{1}{f_{\text{PD}}} - \frac{N}{f_{\text{VCO}}} = \frac{1}{240 \text{ kHz}} - \frac{3929}{942.99 \text{ MHz}} = 132.557 \text{ ps},
$$
\n
$$
\text{Frac}_{\text{PW} - \text{UPR}} = \frac{1}{f_{\text{PD}}} - \frac{N}{f_{\text{VCO}}} = \frac{1}{240 \text{ kHz}} - \frac{4012}{962.91 \text{ MHz}} = 129.815 \text{ ps},
$$
\n
$$
\text{Frac}_{\text{PW} - \text{MEAN}} = \frac{\text{Frac}_{\text{PW} - \text{LWR}} + \text{Frac}_{\text{PW} - \text{UPR}}}{2} = \frac{132.557 \text{ ps} + 129.815 \text{ ps}}{2} = 131.186 \text{ ps}.
$$

The mean-unit pulse width of the fractional-N portion of the main PHP charge-pump output waveform over the VCO frequencies of interest is 131.186 picoseconds (ps). This fundamental pulse width is modulated by the contents of the fractional accumulator. For the 3/8 fractional-N channel example, the pulse width varies as shown in Table 4.

PRINCIPLES OF OPERATION

Table 4 also shows the area of the fractional-N portion of the main PHP charge-pump waveform.

2. Determine the pulse width of the compensation charge-pump output waveform.

Comp_{PW} =
$$
\frac{1}{f_{Ref}}
$$
 = $\frac{1}{19.44 \text{ MHz}}$ = 51.440 ns

3. Determine the fundamental compensation charge-pump current magnitude using the fundamental main PHP fractional area.

 $\mathsf{Comp}_{\mathsf{Mag}}$ Frac_{Area} Comp_{PW} $= \frac{0.065593 \text{ psA}}{51.440 \text{ ns}} = 1.275 \text{ }\mu\text{A}$

Table 5 shows the magnitude of the compensation pulse as a function of the fractional accumulator.

Table 5. Compensation Pulse Magnitudes for 3/8 Channel

4. Using the result of step 3, determine the value of RF to give the fundamental compensation pulse magnitude.

$$
RF (k\Omega) = \frac{25}{Comp_{Mag}(\mu A)} = \frac{25}{1.275} = 19.6 k\Omega
$$

PRINCIPLES OF OPERATION

5. Determine the values of CN and RN for the main PHP charge-pump peak current of 500 µA. Assume that a midrange value of CN equals 128.

$$
RN(k\Omega) = \left(18.75 \times \frac{CN}{256} \times \frac{1}{I(mA)}\right) - 0.75 = \left(18.75 \times \frac{128}{256} \times \frac{1}{0.5 mA}\right) - 0.75 = 18 k\Omega
$$

6. The values of the fundamental compensation pulse magnitude calculated in step 3 and the compensation pulse width calculated in step 2 are fixed. However, because the VCO can tune over a significant range of frequencies, the pulse width of the fractional-N portion of the main PHP charge-pump waveform varies; thus, the area of the same waveform varies. In order to maintain equal areas under the fractional-N portion of the main PHP charge-pump and compensation waveforms, CN must vary with the VCO frequency. As the VCO frequency increases, the fractional-N portion of the main PHP charge-pump waveform pulse width decreases proportionally, thereby decreasing the area under the same waveform. Therefore, CN is adjusted to equalize the main PHP and compensation waveform areas, as follows:

Frac_{PW-LWR} = 132.557 ps for f_{VCO} = 942.99 MHz Frac_{PW-UPR} = 129.815 ps for f_{VCO} = 962.91 MHz

The fundamental area of the fractional-N portion of the main PHP charge-pump waveform (step 1) is calculated as 0.065593 ps-A. If you calculate the fundamental area of the fractional-N portion of the main PHP charge-pump waveform using the actual pulse widths above in place of the average pulse width calculated in step 1, the fractional-N main PHP areas are obtained as follows:

 $Frac_{Area-LWR} = (132.557 \text{ ps}) (0.500 \text{ mA}) = 0.066279 (\text{ps-A})$ $Frac_{Area-UPR} = (129.815 \text{ ps}) (0.500 \text{ mA}) = 0.064908 (\text{ps-A})$

The actual areas under the fractional-N portion of the main PHP waveform require slight modification in the charge-pump current. The variation of CN required for area equalization is determined using a simple ratio form:

$$
CN_{LWR} = \frac{Frac_{Area-AVG}}{Frac_{Area-LPR}} \times CN_{AVG} = \frac{0.065593}{0.066279} \times 128 = 126
$$

\n
$$
CN_{UPR} = \frac{Frac_{Area-AVG}}{Frac_{Area-UPR}} \times CN_{AVG} = \frac{0.065593}{0.064908} \times 128 = 130
$$

Therefore, for this example, CN can vary from 126 to 130 over the VCO frequency range of 942.99 MHz to 962.91 MHz for optimum fractional-N sideband suppression. Due to component and circuit tolerances, additional deviations in CN may be appropriate.

auxiliary divider

The input signal on AUXIN is amplified by a single-ended, ac-coupled input buffer/amplifier that has sufficient sensitivity (200 mVpp at 100 MHz) for direct connection to a typical VCO. The 12-bit (NA) auxiliary divider incorporates a divide by 1 (PA = 1) or divide by 4 (PA = 0) prescaler. The total division ratio can be expressed as:

 $N_{Total} = 4 \times NA$ where $PA = 0$ $N_{Total} = NA$, where $PA = 1$ and $NA = 4$ to 4095.

PRINCIPLES OF OPERATION

reference divider

The input signal on REFIN is amplified by a single-ended, ac-coupled input buffer/amplifier that has sufficient sensitivity (300 mVpp at 50 MHz) for direct connection to a typical TCXO. The 12-bit (NR) reference divider total division ratio can be expressed as:

 $N_{Total} = NR$

where $NR = 4$ to 4095.

A four-section postscaler is connected to the output of the reference divider section. The main and auxiliary synthesizer sections can individually select a reference postscaler division of 1, 2, 4, or 8 by programming fields SM and SA, respectively (see Figure 9).

Figure 9. Reference Divider

phase detectors

The main and auxiliary synthesizer sections (see Figure 10) incorporate dual D-type flip-flop phase-frequency detectors (PFD). A PFD has gain with a phase error over a range of $\pm 2\pi$ and exhibits an infinite pull-in range. Dead-band compensation about zero-phase error is provided by forcing the sourcing and sinking charge pumps to have a minimum on-time of $1/f_{\text{Ref}}$ when the loop is operating in a locked condition.

The phase detectors can be programmed for polarity sense. Normally, external system VCOs have a positive slope control-voltage frequency characteristic. Some VCOs have a negative slope characteristic. The TRF2056 main and auxiliary phase detectors can be programmed for use with positive or negative slope VCOs using the MCP and ACP fields, respectively, in the B-Word (EPM mode).

For positive slope VCOs: $MCP = ACP = 0$

For negative slope VCOs: MCP = ACP = 1

SLWS111– NOVEMBER 2000

PRINCIPLES OF OPERATION

Figure 10. Main and Auxiliary Phase Detector Circuit

charge-pump current plans

The TRF2056 device uses internal band-gap references and external resistors to develop biasing reference currents for the various charge pumps sections. Three terminals are designated for the external resistors: RN, RF, and RA. Internal programmable coefficients CN, CL, and CK are also used. Table 6 shows how the external resistors achieve desired charge-pump peak currents.

[†] The compensation charge-pump current is a pulse-amplitude modulated with the contents of the fractional accumulator. See main divider – fractional-N sidebands and compensation.

The average charge-pump current for the PHP, PHI, and PHA terminals is defined by:

$$
I_{\text{AVG}} = \frac{\theta_{\text{error}}}{2\pi} \times I_{\text{PK}}.
$$

PRINCIPLES OF OPERATION

loop enable/disable

The main and auxiliary loops can be enabled and disabled by the contents of the enable bits EM and EA, respectively. When disabled, all currents in the RF input stages are switched off; the bias currents for the respective charge-pump circuits are switched off as well. When both loops are disabled (EM = $EA = 0$), the reference input stage currents are switched off. The reference chain can be turned off because the serial interface operates independent of the reference input for the loading of serial words.

speed-up mode

When the main synthesizer frequency is changed, it may be desirable to increase the loop bandwidth for a short time in order to achieve a faster locking speed. The proportional charge-pump current is increased and the integral charge-pump current is switched on for the duration of speed-up mode. The *charge-pump current plans* section illustrates how the charge-pump currents are a function of the external resistor RN and the programmable coefficients CN, CL, and CK.

lock detect

The lock condition of the PLL is defined as a phase difference of less than $a \pm 1$ cycle on the reference input REFIN. The LOCK terminal can be polled to determine the synthesizer lock condition of either or both loops. The lock detect function is described by the Boolean expression:

$$
LOCK = \left(LD_{Main} + \overline{EM} \right) \cdot \left(LD_{Aux} + \overline{EA} \right)
$$

test modes

The LOCK terminal may be used for test operations by terminating terminal 19 to ground. When test modes are enabled, the LOCK terminal is connected to internal nodes of the TRF2056 device. Test modes are enabled by writing ones to the two LSBs of the E-Word. Test modes are disabled by terminating terminal 19 to V_{CC} through a 10-kΩ pull-up resistor.

Т1	T0	MODE
O		Buffered output of the fractional accumulator
		Buffered output of the auxiliary divider
		Buffered output of the main divider
		Buffered output of the reference divider

Table 8. Test Modes

The test mode can verify the division ratio of the reference divider, the auxiliary divider, and the main divider and prescaler.

SLWS111– NOVEMBER 2000

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Ti's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright 2000, Texas Instruments Incorporated