

### **Data Sheet**

#### **FEATURES**

Pretrimmed to ±0.5% maximum 4-quadrant error All inputs (X, Y, and Z) differential, high impedance for  $[(X_1 - X_2)(Y_1 - Y_2)/10] + Z_2$  transfer function Scale-factor adjustable to provide up to ×10 gain Low noise design: 90 mV rms, 10 Hz to 10 kHz Low cost, monolithic construction

**Excellent long-term stability** 

#### **APPLICATIONS**

High quality analog signal processing Differential ratio and percentage computations Algebraic and trigonometric function synthesis Accurate voltage controlled oscillators and filters

#### **GENERAL DESCRIPTION**

The AD632 is an internally trimmed monolithic four-quadrant multiplier/divider. The AD632B has a maximum multiplying error of  $\pm 0.5\%$  without external trims.


Excellent supply rejection, low temperature coefficients, and long-term stability of the on-chip thin film resistors and buried zener reference preserve accuracy even under adverse conditions. The simplicity and flexibility of use provide an attractive alternative approach to the solution of complex control functions.

The AD632 is pin-for-pin compatible with the industry standard AD532 but with improved specifications and a fully differential high impedance Z input. The AD632 is capable of providing gains of up to  $\times 10$ , frequently eliminating the need for separate instrumentation amplifiers to precondition the inputs. The AD632 can be effectively employed as a variable gain differential input amplifier with high common-mode

# Internally Trimmed Precision IC Multiplier

# AD632

#### **FUNCTIONAL BLOCK DIAGRAM**



rejection. The effectiveness of the variable gain capability is enhanced by the inherent low noise of the AD632 at 90  $\mu V$  rms.

#### **PRODUCT HIGHLIGHTS**

- 1. Guaranteed performance over temperature.
- The AD632A and AD632B are specified for maximum multiplying errors of ±1.0% and ±0.5% of full scale, respectively, at +25°C and are rated for operation from -25°C to +85°C.
- Maximum multiplying errors of ±2.0% (AD632S) and ±1.0% (AD632T) are guaranteed over the extended temperature range of -55°C to +125°C.
- 4. High reliability.
- The AD632S and AD632T series are available with MIL-STD-883 Level B screening.
- 6. All devices are available in either the hermetically sealed TO-100 metal can or ceramic DIP package.

#### Rev. D

#### Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features	. 1
Applications	. 1
Functional Block Diagram	. 1
General Description	. 1
Product Highlights	. 1
Revision History	. 2
Specifications	. 3
Absolute Maximum Ratings	. 5

### **REVISION HISTORY**

#### 5/13—Rev. C to Rev. D

Changes to Table 1	3
Changes to Ordering Guide	
changes to ordering curae	

### 12/11—Rev. B to Rev. C

Updated Format	Universal
Added Figure 1, Renumbered Sequentially	1
Deleted Chip Dimensions and Pad Layout Section	5
Changes to Figure 3 and Figure 4	6
Added Table 3 and Table 4	6
Changes to the Operations as a Divider Section	9
Updated Outline Dimensions	

#### 4/10—Rev. A to Rev. B

Changes to Pin Configurations and Product Highlights

Sections	1
Changes to Thermal Characteristics Section	3
Updated Outline Dimensions	6
Changes to Ordering Guide	6

Thermal Resistance	5
Pin Configurations and Function Descriptions	6
Typical Performance Characteristics	7
Operation As a Multiplier	8
Operation As a Divider	9
Outline Dimensions	10
Ordering Guide	11

## **SPECIFICATIONS**

 $@+25^{\circ}C$ ,  $V_{s} = \pm 15 V$ ,  $R \ge 2 k\Omega$ , unless otherwise noted. Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

#### Table 1.

		AD632A			AD632B	;		AD632	S		AD632	2T	
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
MULTIPLIER PERFORMANCE													
Transfer Function	$(X_1 -$	$(X_2)(Y_1 - Y_2)$	$(I_2)$	$(X_1 -$	$(X_2)(Y_1 - Y_2)$	(2)	$(X_1 -$	$(X_2)(Y_1 -$	$(Y_2)$	$(X_1 -$	$(X_2)(Y_1 -$	$-Y_2)$	
		$\frac{(X_2)(Y_1-Y_2)}{10 \mathrm{V}}$	$-+Z_2$		$\frac{(X_2)(Y_1-Y_1)}{10 \text{ V}}$	$-+Z_2$		10 V	$(Y_2)$ + $Z_2$		10 V	$\frac{-Y_2}{-Y_2} + Z_2$	
Total Error <sup>1</sup> ( $-10 \text{ V} \le \text{X}, \text{Y} \le +10 \text{ V}$ )			±1.0			±0.5			±1.0			±0.5	%
$T_A = Min to Max$		±1.5			±1.0				±2.0			±1.0	%
Total Error vs. Temperature		±0.022			±0.015				±0.02			±0.01	%/°C
Scale Factor Error													
$(SF = 10,000 \text{ V Nominal})^2$		±0.25			±0.1			±0.25			±0.1		%
Temperature Coefficient of Scaling Voltage		±0.02			±0.01			±0.2				±0.005	%/°C
Supply Rejection ( $\pm 15 V \pm 1 V$ )		±0.01			±0.01			±0.01			±0.01		%
Nonlinearity													
X (X = 20 V p-p, Y = 10 V)		±0.4			±0.2	±0.3		±0.4			±0.2	±0.3	%
Y (Y = 20 V p-p, X = 10 V) Feedthrough <sup>3</sup>		±0.2			±0.1	±0.1		±0.2			±0.1	±0.1	%
X (Y Nulled, X = 20 V p-p 50 Hz)		±0.3			±0.15	±0.3		±0.3			±0.15	±0.3	%
Y (X Nulled, Y = 20 V p-p 50 Hz)		±0.01			±0.01	±0.1		±0.01			±0.01	±0.1	%
Output Offset Voltage		±5	±30		±2	±15		±5	±30		±2	±15	mV
Output Offset Voltage Drift		200			100				500			300	μV/°C
DYNAMICS													
Small Signal BW, (Vout = 0.1 rms)		1			1			1			1		MHz
1% Amplitude Error (C <sub>LOAD</sub> = 1000 pF)		50			50			50			50		kHz
Slew Rate (Vout 20 p-p)		20			20			20			20		V/µs
Settling Time (to 1%, $\Delta V_{OUT} = 20 \text{ V}$ )		2			2			2			2		μs
NOISE													
Noise Spectral Density													
SF = 10 V		0.8			0.8			0.8			0.8		μV/√⊦
$SF = 3 V^4$		0.4			0.4			0.4			0.4		μV/√H
Wideband Noise													
A = 10 Hz to 5 MHz		1.0			1.0			1.0			1.0		mV/rn
P = 10 Hz to 10 kHz		90			90			90			90		μV/rm
OUTPUT													
Output Voltage Swing	±11			±11			±11			±11			V
Output Impedance (f ≤ 1 kHz) Output Short-Circuit Current		0.1			0.1			0.1			0.1		Ω
$(R_L = 0, T_A = Min \text{ to Max})$		30			30			30			30		mA
Amplifier Open-Loop Gain (f = 50 Hz)		70			70			70			70		dB
INPUT AMPLIFIERS (X, Y, and Z) <sup>5</sup>													
Signal Voltage Range (Differential or Common- Mode Operating Diff.)		±10	±12		±10	±12		±10	±12		±10	±12	V
Offset Voltage X, Y		±5	±20		±2	±10		±5	±20		±2	±10	mV
Offset Voltage Drift X, Y	1	100	-		50	-		100	-		150	-	μV/°C
Offset Voltage Z		±5	±30		±2	±15		±5	±30		±2	±15	mV
Offset Voltage Drift Z		200			100			-	500			300	μV/°C
CMRR	60	80		70	90		60	80		70	90		dM
Bias Current		0.8	2.0		0.8	2.0		0.8	2.0		0.8	2.0	μA
Offset Current		0.0	2.0		0.0	2.0		0.0	2.5		0.0		μA
Differential Resistance		10			10			10			10		MΩ
	1	10		1			1	10		I	10		14177

## AD632

		AD632A			AD632B	1		AD632	S		AD63	2T	
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	 Max	Units
DIVIDER PERFORMANCE													
Transfer Function( $X_1 > X_2$ )	10	$V \frac{(Z_2 - Z_1)}{(X_1 - X_2)}$	$\frac{1}{Y_1} + Y_1$	10	$V \frac{(Z_2 - Z_1)}{(X_1 - X_2)}$	$\frac{1}{Y_1} + Y_1$	107	$V \frac{(Z_2 - Z)}{(X_1 - X)}$	$(\frac{1}{2}) + Y_1$	10	$V \frac{(Z_2 - Z_1)}{(X_1 - Z_2)}$	$\frac{Z_1}{X_2} + Y_1$	
Total Error <sup>1</sup>													
$(X = 10 \text{ V}, -10 \text{ V} \le \text{Z} \le +10 \text{ V})$		±0.75			±0.35			±0.75			±0.35		%
$(X = 1 V, -1 V \le Z \le +1 V)$		±2.0			±1.0			±2.0			±1.0		%
(0.1 V ≤ X ≤ 10 V, −10 V ≤ Z ≤ 10 V)		±2.5			±1.0			±2.5			±1.0		%
SQUARER PERFORMANCE													
Transfer Function	<u>(</u> 2	$\frac{X_1 - X_2)^2}{10 \mathrm{V}}$	+ Z <sub>2</sub>	()	$\frac{X_1 - X_2)^2}{10 \mathrm{V}}$	$+Z_2$	()	$\frac{X_1 - X_2^2}{10 \mathrm{V}}$	-+ Z <sub>2</sub>	(2	$\frac{X_1 - X_2}{10 \mathrm{V}}$	$^{2}$ -+ $Z_{2}$	
Total Error ( $-10 \text{ V} \le \text{X} \le 10 \text{ V}$ )		±0.6			±0.3			±0.6			±0.3		%
SQUARE-ROOTER PERFORMANCE													
Transfer Function, $(Z_1 \le Z_2)$	$\sqrt{10}$	$V(Z_2 - Z_1)$	)+X <sub>2</sub>	$\sqrt{10}$	$V(Z_2 - Z_1)$	$)+X_{2}$	$\sqrt{10}$	$V(Z_2 - Z)$	$(X_1) + X_2$	$\sqrt{10}$	$V(Z_2 - Z_2)$	$Z_1) + X_2$	
Total Error <sup>1</sup> (1 V $\leq$ Z $\leq$ 10 V)		±1.0			±0.5			±1.0			±0.5		%
POWER SUPPLY SPECIFICATIONS													
Supply Voltage													
Rated Performance		±15			±15			±15			±15		V
Operating	±8		±18	±8		±18	±8		<b>±22</b>	±8		<b>±22</b>	V
Supply Current													
Quiescent		4	6		4	6		4	6		4	6	mA

<sup>1</sup> Figures given are percent of full-scale,  $\pm 10$  V (that is, 0.01% = 1 mV). <sup>2</sup> Can be reduced to 3 V using an external resistor between  $-V_s$  and SF. <sup>3</sup> Irreducible component due to nonlinearity: excludes effect of offsets. <sup>4</sup> Using an external resistor adjusted to give a value of SF = 3 V. <sup>5</sup> See the functional block diagram (Figure 1) for definition of sections.

### **ABSOLUTE MAXIMUM RATINGS**

### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 2. Thermal Resistance

Package Type	Αιθ	οıc	Unit
10-Lead TO-100	150	25	°C/W
14-Lead SBDIP	95	25	°C/W

# **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




Figure 2. Pin Configuration, H-Package, TO-100

Table 3. I	Table 3. Pin Function Descriptions, 10-Pin TO-100								
Pin No.	Mnemonic	Description							
1	Y1	Y Multiplicand Noninverting Input.							
2	+Vs	Positive Supply Voltage.							
3	Z1	Summing Node Noninverting Input.							
4	OUT	Product.							
5	$-V_{S}$	Negative Supply Voltage.							
6	X1	X Multiplicand Noninverting Input.							
7	X2	X Multiplicand Inverting Input.							
8	Z2	Summing Node Inverting Input.							
9	Vos	Offset Voltage Adjustment.							
10	Y2	Y Multiplicand Inverting Input.							





Figure 3. Pin Configuration, D-Package, SBDIP

Pin No.	Mnemonic	Description
1	Z1	Summing Node Noninverting Input.
2	OUT	Product.
3	-Vs	Negative Supply Voltage.
4, 5, 6, 8	NC	No Connection. Do not connect to this pin.
7	X1	X Multiplicand Noninverting Input.
9	X2	X Multiplicand Noninverting Input.
10	Z2	Summing Node Inverting Input.
11	Vos	Offset Voltage Adjustment.
12	Y2	Y Multiplicand Inverting Input.
13	Y1	Y Multiplicand Noninverting Input.
14	+Vs	Positive Supply Voltage.

Typical @ 25°C with  $\pm V_s = 15$  V.



WITH ×10 FEEDBACK ATTENUATOR

FREQUENCY (Hz) Figure 5. Frequency Response as a Multiplier

1M

NORMAL CONNECTION

09040-005

10M

C<sub>L</sub> ≤ 1000pF C<sub>F</sub> = 0pF 

100k

-20

\_30 └ 10k





Figure 6. Frequency Response vs. Divider Denominator Input Voltage

### **OPERATION AS A MULTIPLIER**

Figure 7 shows the basic connection for multiplication. Note that the circuit meets all specifications without trimming.



When needed, the user can reduce ac feedthrough to a minimum (as in a suppressed carrier modulator) by applying an external trim voltage ( $\pm 30$  mV range required) to the X or Y input. Figure 4 shows the typical ac feedthrough with this adjustment mode. Note that the feedthrough of the Y input is a factor of 10 lower than that of the X input and is to be used for applications where null suppression is critical.

The  $Z_2$  terminal of the AD632 can be used to sum an additional signal into the output. In this mode, the output amplifier behaves as a voltage follower with a 1 MHz small signal bandwidth and a 20 V/µs slew rate. Always reference this terminal to the ground point of the driven system, particularly if this is remote. Likewise, reference the differential inputs to their respective signal common potentials to realize the full accuracy of the AD632.

A much lower scaling voltage can be achieved without any reduction of input signal range using a feedback attenuator, as shown in Figure 8. In this example, the scale is such that  $V_{OUT} = XY$ , so that the circuit can exhibit a maximum gain of 10. This connection results in a reduction of bandwidth to about 80 kHz without the peaking capacitor, C<sub>F</sub>. In addition, the output offset voltage is increased by a factor of 10 making external adjustments necessary in some applications.

Feedback attenuation also retains the capability for adding a signal to the output. Signals can be applied to the Z terminal, where they are amplified by -10, or to the common ground connection where they are amplified by -1. Input signals can also be applied to the lower end of the 2.7 k $\Omega$  resistor, giving a gain of +9.




Figure 8. Connections for Scale Factor of Unity

### **OPERATION AS A DIVIDER**

Figure 9 shows the connection required for division. Unlike earlier products, the AD632 provides differential operation on both the numerator and the denominator, allowing the ratio of two floating variables to be generated. Further flexibility results from access to a high impedance summing input to Y<sub>1</sub>. As with all dividers based on the use of a multiplier in a feedback loop, the bandwidth is proportional to the denominator magnitude, as shown in Figure 6.

The accuracy of the AD632 B-model is sufficient to maintain a 1% error over a 10 V to 1 V denominator range.






Figure 9. Basic Divider Connection

### **OUTLINE DIMENSIONS**



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 10. 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP] (D-14)



DIMENSIONS PER JEDEC STANDARDS MO-006-AF CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

022306-A

Figure 11. 10-Pin Metal Header Package [TO-100] (H-10) Dimensions shown in inches and (millimeters)

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
AD632AD	-25°C to +85°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD632ADZ	-25°C to +85°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD632AHZ	-25°C to +85°C	10-Pin Metal Header Package [TO-100]	H-10
AD632BD	-25°C to +85°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD632BDZ	-25°C to +85°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD632BHZ	-25°C to +85°C	10-Pin Metal Header Package [TO-100]	H-10
AD632SD	-55°C to +125°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD632SH	–55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10
AD632SH/883B	-55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10
AD632TD	–55°C to +125°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD632TD/883B	–55°C to +125°C	14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]	D-14
AD632TH	–55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10
AD632TH/883B	–55°C to +125°C	10-Pin Metal Header Package [TO-100]	H-10

<sup>1</sup> Z = RoHS Compliant Part.

## AD632

# NOTES



www.analog.com

©1979–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09040-0-5/13(D)

Rev. D | Page 12 of 12