

**16 × 5 high speed, nonblocking switch arrays** 

**For a 16 × 16 array, se[e AD8114](http://www.analog.com/ad8114?doc=ad8106_8107.pdf)[/AD8115](http://www.analog.com/ad8115?doc=ad8106_8107.pdf) For a 16 x 8 array, see [AD8110/](http://www.analog.com/ad8110?doc=ad8106_8107.pdf)[AD8111](http://www.analog.com/ad8111?doc=ad8106_8107.pdf)**

**0.02% differential gain error (RL = 150 Ω) 0.02° differential phase error (RL = 150 Ω)** 

**Low all-hostile crosstalk of −78 dB at 5 MHz** 

**Excellent ESD rating: exceeds 4000 V human body model** 

**Reset pin allows disabling of all outputs** 

**80-lead LQFP (12 mm × 12 mm)** 

**[AD8106:](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) G = 1**   $AD8107: G = 2$  $AD8107: G = 2$ 

**Complete solution Buffered inputs Five output amplifiers Drives 150 Ω loads Excellent video performance 60 MHz 0.1 dB gain flatness** 

**Excellent ac performance −3 dB bandwidth > 260 MHz** 

**500 V/µs slew rate Low power of 50 mA** 

<span id="page-0-0"></span>**FEATURES** 

# 260 MHz, 16  $\times$  5 Buffered Video Crosspoint Switches

## Data Sheet **[AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[/AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)**

#### <span id="page-0-2"></span>**FUNCTIONAL BLOCK DIAGRAM**



<span id="page-0-1"></span>**APPLICATIONS** 

**Routing of high speed signals including: Composite video (NTSC, PAL, S, SECAM) Component video (YUV, RGB) Compressed video (MPEG, Wavelet) 3-level digital video (HDB3)** 

#### <span id="page-0-3"></span>**GENERAL DESCRIPTION**

The  $AD8106$  and  $AD8107$  are high speed,  $16 \times 5$  video crosspoint switch matrices. They offer a −3 dB signal bandwidth greater than 260 MHz, and channel switch times of less than 25 ns with 1% settling. With −78 dB of crosstalk and **−**97 dB isolation (at 5 MHz), th[e AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) are useful in many high speed applications. The differential gain and differential phase of greater than 0.02% and 0.02° respectively, along with 0.1 dB flatness out to 60 MHz, make th[e AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[/AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) ideal for video signal switching.

The [AD8106 a](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)n[d AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) include five independent output buffers that can be placed into a high impedance state for paralleling crosspoint outputs, preventing off channels from loading the output bus. The [AD8106 h](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)as a gain of 1, while the [AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) offers a gain of 2. Both operate on voltage supplies of ±5 V while consuming only 30 mA of idle current. The channel switching is performed via a parallel control, allowing updating of an individual output without reprogramming the entire array.

The [AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107 a](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)re offered in an 80-lead LQFP and are available over the extended industrial temperature range of −40°C to +85°C.

**Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8106_8107.pdf&product=AD8106%20AD8107&rev=A)** 

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2006–2016 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

### TABLE OF CONTENTS



### <span id="page-1-0"></span>**REVISION HISTORY**

#### **5/16—Rev. 0 to Rev. A**



**3/06—Revision 0: Initial Version**



### <span id="page-2-0"></span>**SPECIFICATIONS**

 $V_s = \pm 5$  V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 1 kΩ, unless otherwise noted.





### <span id="page-4-0"></span>**TIMING CHARACTERISTICS**





Figure 2. Timing Diagram





### <span id="page-5-0"></span>ABSOLUTE MAXIMUM RATINGS

**Table 4.** 



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### <span id="page-5-1"></span>**MAXIMUM POWER DISSIPATION**

The maximum power that can be safely dissipated by the [AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Temporarily exceeding this limit can cause a shift in parametric performance due to a change in the stresses exerted on the die by the package.

Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While th[e AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) is internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves shown in [Figure 3.](#page-5-3) 



Figure 3. Maximum Power Dissipation vs. Temperature

#### <span id="page-5-3"></span><span id="page-5-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### **Table 5. Operation Truth Table**





Figure 4. Logic Diagram

### <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



#### **Table 6. Pin Function Descriptions**



### Data Sheet **AD8106/AD8107**

### <span id="page-8-0"></span>INPUT/OUTPUT SCHEMATICS



Figure 6. Analog Input



Figure 7. Analog Output





Figure 9. Logic Input

### <span id="page-9-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10[. AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) Frequency Response

<span id="page-9-1"></span>

Figure 11[. AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) Crosstalk vs. Frequency

<span id="page-9-3"></span>

Figure 12[. AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) Distortion vs. Frequency



Figure 13[. AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) Step Response, 100 mV Step



Figure 14[. AD8106 S](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)tep Response, 2 V Step



<span id="page-9-2"></span>Figure 15[. AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) Settling Time

### Data Sheet **AD8106/AD8107**

#### **5 0.8 4 0.6 3 0.4 2 0.2** FLATNESS (dB) **FLATNESS (dB) ITTI TI GAIN (dB) FLATNESS 1 0 200mV p-p –0.2 0 GAIN –1 –0.4 2V p-p –2 –0.6** 05774-017 Ш **–3** Ш <sub>−0.8</sub><br>1G **100k 1M 1G10M 100M FREQUENCY (Hz)**



<span id="page-10-0"></span>



<span id="page-10-2"></span>





**1.0 0.5 0 –0.5**

**–1.0**

**25mV/DIV**



**25ns/DIV**

05774-020



Figure 20[. AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) Step Response, 2 V Step



<span id="page-10-1"></span>Figure 21[. AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) Settling Time



Figure 22[. AD8106 P](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)SRR vs. Frequency

<span id="page-11-5"></span>

<span id="page-11-1"></span>Figure 23[. AD8106 V](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)oltage Noise vs. Frequency



<span id="page-11-3"></span>Figure 24[. AD8106 O](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)utput Impedance, Disabled





<span id="page-11-4"></span>

Figure 26[. AD8106 O](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)ff Isolation, Input/Output

<span id="page-11-0"></span>

<span id="page-11-2"></span>Figure 27[. AD8106 O](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)utput Impedance, Enabled



#### Figure 28[. AD8107 P](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)SRR vs. Frequency

<span id="page-12-5"></span>



<span id="page-12-1"></span>

<span id="page-12-3"></span>

### Data Sheet **AD8106/AD8107**



<span id="page-12-4"></span>Figure 31[. AD8107 S](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)witching Transient (Glitch)



<span id="page-12-0"></span>

<span id="page-12-2"></span>Figure 33[. AD8107 O](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)utput Impedance, Enabled



Figure 34[. AD8106 I](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)nput Impedance vs. Frequency



Figure 35[. AD8106 F](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)requency Response vs. Capacitive Load



Figure 36[. AD8106 F](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)latness vs. Capacitance Load



Figure 37[. AD8106 S](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)witching Time



<span id="page-13-0"></span>



<span id="page-13-1"></span>Figure 39[. AD8106 O](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)ffset Voltage vs. Temperature (Normalized at 25°C)

### **10M 1M** INPUT IMPEDANCE (Q) **INPUT IMPEDANCE (Ω) 100k 10k 1k** <u>ام</u> **100 100k 30k 1M 500M 10M 100M FREQUENCY (Hz)**

Figure 40[. AD8107 I](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)nput Impedance vs. Frequency



Figure 41[. AD8107 F](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)requency Response vs. Capacitive Load



Figure 42[. AD8107 F](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)latness vs. Capacitive Load



Figure 43[. AD8107 S](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)witching Time



<span id="page-14-0"></span>

<span id="page-14-1"></span>Figure 45[. AD8107 O](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)ffset Voltage Drift vs. Temperature (Normalized at 25°C)

### Data Sheet **AD8106/AD8107**

### <span id="page-15-0"></span>THEORY OF OPERATION

The  $AD8106$  (G = 1) and  $AD8107$  (G = 2) share a common core architecture consisting of an array of 80 transconductance (gm) input stages that are organized as five 16:1 multiplexers with a common, 16-line analog input bus. Each multiplexer is essentially a folded-cascode high speed voltage, feedback amplifier with 16 input stages. The input stages are NPN differential pairs whose differential current outputs are combined at the output stage, which contains the high impedance node, compensation, and a complementary emitter follower output buffer. In th[e AD8106,](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) the output of each multiplexer is fed directly back to the inverting inputs of its 16 gm stages. In th[e AD8107,](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) the feedback network is a voltage divider consisting of two equal-value resistors.

This switched-gm architecture results in a low power crosspoint switch that is able to directly drive a back-terminated video load (150  $\Omega$ ) with low distortion (differential gain and differential phase errors are better than 0.02% and 0.02°, respectively). This design also achieves high input resistance and low input capacitance without the signal degradation and power dissipation of additional input buffers. However, the small input bias current at any input increases almost linearly with the number of outputs programmed to that input.

The output disable feature of these crosspoints allows larger switch matrices to be built simply by busing together the outputs of multiple  $16 \times 5$  ICs. However, while the disabled output impedance of the [AD8106 i](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)s very high (10 M $\Omega$ ), the [AD8107 o](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)utput impedance is limited by the resistive feedback network, which has a nominal total resistance of 1 kΩ and appears in parallel with the disabled output. If the outputs of multiple [AD8107 d](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)evices are connected through separate back termination resistors, the loading lowers the effective back termination impedance of the overall matrix because of these finite output impedances. This problem is eliminated if the outputs of multipl[e AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) devices are connected directly and share a single back-termination resistor for each output of the overall matrix. This configuration increases the capacitive loading of the disable[d AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) on the output of the enabled [AD8107.](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) 

#### <span id="page-15-1"></span>**POWER-ON RESET**

When powering up the [AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107,](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) it is usually necessary to have the outputs be in the disabled state. The RESET pin, when taken low, causes all outputs to be in the disabled state.

The RESET pin has a 20 k $\Omega$  pull-up resistor to DVDD that can be used to create a simple power-up reset circuit. A capacitor from RESET to ground holds RESET low for some time while the rest of the device stabilizes. The low condition causes all the outputs to disable. The capacitor then charges through the pullup resistor to the high state, allowing full programming capability of the device.

#### <span id="page-15-2"></span>**INITIALIZATION**

The [AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107 s](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)hould be initialized after power up to control the supply and bias currents, and to make sure that no unexpected program states are encountered. Initialization is performed by writing a data word of 00000 into all address locations 00 to 07 (000 to 111 binary).

#### <span id="page-15-3"></span>**GAIN SELECTION**

The  $16 \times 5$  crosspoints come in two versions depending on the desired gain of the analog circuit paths. Th[e AD8106 d](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)evice is unity gain and can be used for analog logic switching and other applications where unity gain is desired. Th[e AD8106 c](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)an also be used for the input and interior sections of larger crosspoint arrays where termination of output signals is not usually used. The [AD8106 o](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)utputs have very high impedance when their outputs are disabled.

For devices that drive a terminated cable with its outputs, the [AD8107 c](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)an be used. This device has a built-in gain of two that eliminates the need for a gain-of-two buffer to drive a video line. Because of the presence of the feedback network in these devices, the disabled output impedance is about 1 kΩ.

#### <span id="page-15-4"></span>**CREATING LARGER CROSSPOINT ARRAYS**

The [AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107 a](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)re high density building blocks that create crosspoint arrays for dimensions larger than  $16 \times 5$ . Various features such as output disable, chip enable, and gainof-one and gain-of-two options are useful for creating larger arrays. For very large arrays, they can be used with th[e AD8114/](http://www.analog.com/ad8114?doc=ad8106_8107.pdf) [AD8115,](http://www.analog.com/ad8115?doc=ad8106_8107.pdf) 16 × 16 video crosspoint devices, or th[e AD8110/](http://www.analog.com/ad8110?doc=ad8106_8107.pdf) [AD8111,](http://www.analog.com/ad8111?doc=ad8106_8107.pdf) 16 x 8 video crosspoint devices. When required for customizing a crosspoint array size, the parts can also be used with th[e AD8108](http://www.analog.com/ad8108?doc=ad8106_8107.pdf) an[d AD8109,](http://www.analog.com/ad8109?doc=ad8106_8107.pdf) a pair (unity gain and gain-oftwo) of  $8 \times 8$  video crosspoint switches.

The first consideration in constructing a larger crosspoint is to determine the minimum number of required devices. The  $16 \times 5$ architecture of th[e AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[/AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) contains 80 points. For a nonblocking crosspoint, the number of points required is the product of the number of inputs multiplied by the number of outputs. Nonblocking requires that the programming of a given input to one or more outputs does not restrict the availability of that input to be a source for any other output.

Some nonblocking crosspoint architectures require more than this minimum as calculated above. In addition, there are blocking architectures that can be constructed with fewer devices than this minimum. These systems have connectivity available on a statistical basis that is determined when designing the overall system.

The basic concept in constructing larger crosspoint arrays is to connect inputs in parallel in a horizontal direction and to wire-OR the outputs together in a vertical direction.

### Data Sheet **AD8106/AD8107**

[Figure 46 i](#page-16-0)llustrates this concept for a  $32 \times 5$  crosspoint array.



<span id="page-16-0"></span>Figure 46. A 32 × 5 Crosspoint Array Using Tw[o AD8106 o](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[r AD8107 D](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)evices

The inputs are uniquely assigned to each of the 32 inputs of the two devices and terminated appropriately. The outputs are wire-OR'ed together in pairs. The output from only one of a wire-OR'ed pair should be enabled at any given time. The device programming software must be properly written to cause this to happen.

At some point, the number of outputs that are wire-OR'ed becomes too great to maintain system performance. This varies according to which system specifications are most important. It also depends on whether the matrix consists o[f AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) devices or [AD8107 d](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)evices. The output disabled impedance of th[e AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) is much higher than that of the [AD8107.](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) As a result, its disabled parasitics have a smaller effect on the one output that is enabled. For example, a  $128 \times 5$  crosspoint can be created with eight [AD8106 d](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)evices or [AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) devices. This design has 128 separate inputs and the corresponding outputs of each device wire-OR'ed together in groups of eight.

Using additional crosspoint devices in the design can lower the number of outputs that must be wire-OR'ed together. [Figure 47](#page-16-1)  shows a block diagram of a system using eigh[t AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) devices and two [AD8107 d](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)evices to create a nonblocking, gain-of-two,  $128 \times 5$  crosspoint that restricts the wire-OR'ing at the output to only four outputs.

Additionally, by using the lower four outputs from each of the two Rank [2 AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) devices, a blocking 128 × 10 crosspoint array can be realized. There are, however, some drawbacks to this technique. The offset voltages of the various cascaded devices accumulate and the bandwidth limitations of the devices compound. The extra devices also consume more current and take up more board space. Once again, the overall system design specifications determine which tradeoffs should be made.



<span id="page-16-1"></span>Figure 47. A Gain-of-Two 128  $\times$  5 Nonblocking Crosspoint Array (128  $\times$  10 Blocking)

### <span id="page-17-0"></span>**CROSSTALK**

Many systems, such as broadcast video, handle numerous analog signal channels that have strict requirements for keeping the various signals from influencing others in the system. Crosstalk is the term used to describe the undesired coupling between signals of other nearby channels to a given channel.

When many signals are in close proximity in a system, as is undoubtedly the case in a system that uses th[e AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf) [AD8107,](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) the crosstalk issues can be quite complex. A good understanding of the nature of crosstalk and its associated terms is required to specify a system that uses one or more [AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) devices.

#### **Types of Crosstalk**

Crosstalk can be propagated by means of one of three methods. These fall into the categories of electric field, magnetic field, and sharing of common impedances. This section explains these effects.

Every conductor can be both a radiator of electric fields and a receiver of electric fields. The electric field crosstalk mechanism occurs when the electric field created by the transmitter propagates across a stray capacitance (free space, for example), couples with the receiver, and induces a voltage. This voltage is an unwanted crosstalk signal in any channel that receives it.

Currents flowing into conductors create magnetic fields that circulate around the currents. These magnetic fields then generate voltages in any other conductors whose paths they link. The undesired induced voltages in these channels are crosstalk signals. The channels that crosstalk have a mutual inductance that couples signals from one channel to another.

The power supplies, grounds, and other signal return paths of a multichannel system are generally shared by the various channels. When a current from one channel flows into one of these paths, a voltage develops across the impedance and becomes an input crosstalk signal for other channels that share the common impedance.

All these sources of crosstalk are vector quantities, so the magnitudes cannot simply be added together to obtain the total crosstalk. In fact, there are conditions when driving additional circuits in parallel in a given configuration can actually reduce the crosstalk.

#### **Areas of Crosstalk**

A practica[l AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) circuit must be mounted to some sort of circuit board to connect to the power supplies and the measurement equipment. Take great care to create a board that adds minimum crosstalk to the intrinsic device. Note that the crosstalk of a system is a combination of the intrinsic crosstalk of the device and the circuit board to which it is mounted. It is important to try to separate these two areas of crosstalk when attempting to minimize its effect.

In addition, crosstalk can occur among the inputs to a crosspoint as well as among the outputs. It can also occur from input to output. Refer to the [Input and Output Crosstalk](#page-18-0) section for techniques to diagnose which part of a system is contributing to crosstalk.

#### **Measuring Crosstalk**

Crosstalk is measured by applying a signal to one or more channels and measuring the relative strength of that signal on a desired selected channel. The measurement is usually expressed as dB down from the magnitude of the test signal. The crosstalk is expressed by

$$
|XT| = 20 \log_{10} (Asel(s)/Atest(s))
$$
 (1)

where:

 $s = jw$  is the Laplace transform variable.  $Asel(s)$  is the amplitude of the crosstalk-induced signal in the selected channel.

 $Atest(s)$  is the amplitude of the test signal.

It can be seen that crosstalk is a function of frequency, but not a function of the magnitude of the test signal (to first order). The crosstalk signal also has a phase relative to its associated test signal.

A network analyzer is most commonly used to measure crosstalk over a frequency range of interest. It can provide both magnitude and phase information about the crosstalk signal.

As a crosspoint system or device grows, the number of theoretical crosstalk combinations and permutations can become extremely large. For example, in the case of the 16 x 5 matrix of the [AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107,](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) examine the number of crosstalk terms that can be considered for a single channel, such as the IN00 input. IN00 is programmed to connect to one of th[e AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) outputs where the measurement can be made.

## Data Sheet **AD8106/AD8107**

First, measure the crosstalk terms associated with driving a test signal into each of the other 15 inputs one at a time. Then measure the crosstalk terms associated with driving a parallel test signal into all 15 other inputs taken two at a time in all possible combinations; and then three at a time, and so on, until finally, there is only one way to drive a test signal into all 15 other inputs.

Each of these cases is legitimately different from the others and could yield a unique value depending on the resolution of the measurement system. However, it is impractical to measure all of these terms and then to specify them. In addition, this describes the crosstalk matrix for only one input channel. A similar crosstalk matrix can be proposed for every other input. If the possible combinations and permutations for connecting inputs to the other outputs (not used for measurement) are taken into consideration, the numbers grow rather quickly to astronomical proportions. If a larger crosspoint array of multiple [AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) devices is constructed, the numbers grow larger still.

Obviously, some subset of all these cases must be selected to be used as a guide for a practical measure of crosstalk. One common method is to measure all hostile crosstalk, which means that the crosstalk to the selected channel is measured while all other system channels are driven in parallel. In general, this yields the worst crosstalk number, but this is not always the case due to the vector nature of the crosstalk signal.

Other useful crosstalk measurements are those created by one of the nearest neighbors or by two of the nearest neighbors on either side. These crosstalk measurements are generally higher than those of more distant channels, so they can serve as a worst-case measure for any other one-channel or two-channel crosstalk measurements.

#### <span id="page-18-0"></span>**Input and Output Crosstalk**

The flexible programming capability of th[e AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[/AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) can be used to diagnose whether crosstalk is occurring more on the input side or the output side. For example, a given input channel, such as IN07 in the middle, can be programmed to drive OUT01. The input to IN07 is terminated to ground (via 50 Ω or 75 Ω) and no signal is applied.

All the other inputs are driven in parallel with the same test signal (practically provided by a distribution amplifier) with all other outputs disabled, except OUT01. Because grounded IN07 is programmed to drive OUT01, no signal should be present. If any signal is present, it can be attributed to the other 15 hostile input signals because no other outputs are driven; that is, they are all disabled. Thus, this method measures the all-hostile input contribution to crosstalk into IN07. This method can also be used for other input channels and combinations of hostile inputs.

For output crosstalk measurement, a single input channel (IN00, for example) is driven and all outputs other than a given output are programmed to connect to IN00. OUT01 is programmed to connect to IN15, which is far away from IN00, and is terminated to ground. As a result, OUT01 should not have a signal present because it is listening for a quiet input. Any signal measured at the OUT01 can be attributed to the output crosstalk of the other seven hostile outputs. Again, this method can be modified to measure other channels and other crosspoint matrix combinations.

#### **Effect of Impedances on Crosstalk**

The input side crosstalk can be influenced by the output impedance of the sources that drive the inputs. The lower the impedance of the drive source, the lower the magnitude of the crosstalk. The dominant crosstalk mechanism on the input side is capacitive coupling. The high impedance inputs do not have significant current flow to create magnetically induced crosstalk. However, significant current can flow through the input termination resistors and the loops that drive them. Thus, the printed circuit board on the input side can contribute to magnetically coupled crosstalk.

From a circuit standpoint, the input crosstalk mechanism looks like a capacitor coupling to a resistive load. For low frequencies, the magnitude of the crosstalk is given by

$$
|XT| = 20 \log_{10} \left( \left( R_s C_M \right) \times s \right) \tag{2}
$$

where:

 $R<sub>S</sub>$  is the source resistance.

 $C_M$  is the mutual capacitance between the test signal circuit and the selected circuit.

s is the Laplace transform variable.

Equation 2 shows that this crosstalk mechanism has a high-pass nature; it can also be minimized by reducing the coupling capacitance of the input circuits and lowering the output impedance of the drivers. If the input is driven from a 75  $\Omega$ terminated cable, the input crosstalk can be reduced by buffering this signal with a low output impedance buffer.

On the output side, the crosstalk can be reduced by driving a lighter load. Although the [AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[/AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) are specified with excellent differential gain and phase when driving a standard 150  $Ω$  video load, the crosstalk is higher than the minimum obtainable because of the high output currents. These currents induce crosstalk via the mutual inductance of the output pins and bond wires of th[e AD8106](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[/AD8107.](http://www.analog.com/ad8107?doc=ad8106_8107.pdf)

From a circuit standpoint, this output crosstalk mechanism looks like a transformer with a mutual inductance between the windings that drive a load resistor. For low frequencies, the magnitude of the crosstalk is given by

$$
|XT| = 20 \log_{10} (Mxy \times s/R_L)
$$
 (3)

where:

 $Mxy$  is the mutual inductance of output x to output y.  $R_L$  is the load resistance on the measured output.

This crosstalk mechanism can be minimized by keeping the mutual inductance low and increasing  $R<sub>L</sub>$ . The mutual inductance can be kept low by increasing the spacing of the conductors and minimizing their parallel length.

#### <span id="page-19-0"></span>**PCB LAYOUT**

Extreme care must be exercised to minimize additional crosstalk generated by the system circuit board(s). The areas that must be carefully detailed are grounding, shielding, signal routing, and supply bypassing.

The packaging of th[e AD8106/](http://www.analog.com/ad8106?doc=ad8106_8107.pdf)[AD8107](http://www.analog.com/ad8107?doc=ad8106_8107.pdf) is designed to help keep the crosstalk to a minimum. Each input is separated from other inputs by an analog ground pin. All of these AGNDs should be connected directly to the ground plane of the circuit board. These ground pins provide shielding, low impedance return paths, and physical separation for the inputs. All of these help to reduce crosstalk.

Each output is separated from its two neighboring outputs by an analog ground pin and an analog supply pin of one polarity or the other. Each of these analog supply pins provides power to the output stages for only the two nearest outputs. These supply pins and analog grounds provide shielding, physical separation, and a low impedance supply for the outputs. Individual bypassing of these supply pins with a 0.01 µF chip capacitor directly to the ground plane minimizes high frequency output crosstalk via the mechanism of sharing common impedances.

Each output also has an on-chip compensation capacitor that is individually tied to the nearby analog ground pins AGND00 through AGND03. This technique reduces crosstalk by preventing the currents that flow in these paths from sharing a common impedance on the IC and in the package pins. These AGNDxx signals should all be connected directly to the ground plane.

The input and output signals have minimum crosstalk if they are located between ground planes on layers above and below, and separated by ground in between. Vias should be located as close to the IC as possible to carry the inputs and outputs to the inner layer. The only place the input and output signals surface is at the input termination resistors and the output series back termination resistors. These signals should also be separated, to the largest extent possible, as soon as they emerge from the IC package.

**051706-A**

### <span id="page-20-0"></span>OUTLINE DIMENSIONS



**COMPLIANT TO JEDEC STANDARDS MS-026-BDD**

Figure 48. 80-Lead Low Profile Quad Flat Package [LQFP] (ST-80-1) Dimensions shown in millimeters

#### <span id="page-20-1"></span>**ORDERING GUIDE**



1 Z = RoHS Compliant Part.

### **NOTES**



www.analog.com

**©2006–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05774-0-5/16(A)**