SLAS332 - APRIL 2001

# LOW POWER AND LOW VOLTAGE 16-BIT, SINGLE-ENDED ANALOG INPUT/OUTPUT STEREO AUDIO CODEC

#### **FEATURES**

- 16-Bit Delta-Sigma ADC and DAC
- Stereo ADC:
  - Single-Ended Voltage Input
  - Anti-Aliasing Filter Included
  - High PerformanceTHD+N: -84 dBSNR: 88 dB
  - Dynamic Range: 88 dB
     1/64× Decimation Digital Filter
     Passband Ripple: ±0.05 dB
     Stopband Attenuation: -65 dB
  - Digital HPF Included
- Stereo DAC:
  - Single-Ended Voltage Output
  - Analog LPF and FIR Filter Included
  - High PerformanceTHD+N: -88 dBSNR: 92 dB
  - Dynamic Range: 92 dB
     8× Oversampling Digital Filter
     Passband Ripple: ±0.1 dB
     Stopband Attenuation: -43 dB
- Audio Data Format:
  - ADC: 16-bit, Left-JustifiedDAC: 16-bit, Right-Justified
- Special Built-In Functions:
  - Digital De-Emphasis: 32, 44.1, 48 kHz
  - ADC/DAC Independent Power Down With Pop-Noise Free Muting
- Sampling Rate: 8 kHz to 48 kHz
- System Clock: 256f<sub>S</sub>, 384f<sub>S</sub>, 512f<sub>S</sub>
- Low Voltage Power Supply:
  - 2.4 V TYP, 2.1 V MIN to 3.6 V MAX
- Low Power Dissipation:
   32 mW at V<sub>CC</sub> = 2.4 V
- Package: 16-Pin TSSOP

#### **APPLICATIONS**

- Digital Video Camera
- Portable MD Player
- Other Portable System

#### **DESCRIPTION**

The PCM3008 is a low cost single chip 16-bit stereo audio codec with single-ended analog voltage input and output.

Both ADCs and DACs employ delta-sigma modulation with 64-times oversampling. ADCs include a digital decimation filter and digital high pass filter. DACs include an 8-times oversampling digital interpolation filter, digital de-emphasis filter and pop-noise free muting which works during the power down ON/OFF sequence. The PCM3008 accepts left-justified format for ADC, and right-justified format for DAC. Independent power-down modes for ADC and DAC are provided.

The PCM3008 is suitable for a wide variety of cost-sensitive consumer applications where good performance is required. It is fabricated using a highly advanced CMOS process and is available in a small 16-pin TSSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### PCM3008 **PACKAGE** (TOP VIEW) 16 □ V<sub>OUT</sub>L 15 V<sub>IN</sub>L $\Box$ 14 □ PDDA GND □ 13 □ PDAD v<sub>cc</sub> □ 12 ⊐ вск DEMO $\Box$ 11 ☐ SYSCK DEM1 □□ 10 ☐ LRCK DOUT I 9 □ DIN


#### PACKAGE/ORDERING INFORMATION

PRODUCT PACKAGE	PACKAGE	DRAWING NUMBER	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER(1)	TRANSPORT MEDIA
DOMOGOT	T000D 40	77000†			PCM3008T	Rails
PCM3008T	TSSOP-16	ZZ363 <sup>T</sup>	–25 °C to +85 °C	PCM3008T	PCM3008T/2K	Tape and Reel

<sup>†</sup> TI equivalent no. 4040064.

NOTE: Models with a slash (/) are available only in tape and reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of PCM3008T/2K will get a single 2000-piece tape and reel.

#### block diagram








Figure 1. Analog Front-End (right-channel)

#### **Terminal Assignments**

TERMINAL			DECORPTION
NAME	NO.	I/O	DESCRIPTION
V <sub>COM</sub>	1	_	ADC/DAC common decouple (see Note 1)
V <sub>IN</sub> R	2	I	ADC analog input, R-channel.
V <sub>IN</sub> L	3	I	ADC analog input, L-channel.
GND	4	_	Ground.
V <sub>CC</sub>	5	_	Power supply.
DEM0	6	I	De-emphasis control 0 (see Note 2)
DEM1	7	I	De-emphasis control 1 (see Note 2)
DOUT	8	0	Data output
DIN	9	I	Data input (see Note 2)
LRCK	10	I	Sampling clock input (see Note 2)
SYSCK	11	I	System clock input (see Note 2)
BCK	12	I	Bit clock input (see Note 2)
PDAD	13	I	ADC power down, active low (see Note 2)
PDDA	14	I	DAC power down, active low (see Note 2)
V <sub>OUT</sub> L	15	0	DAC analog output, L-channel.
V <sub>OUT</sub> R	16	0	DAC analog output, R-channel.

NOTES: 1. Connect decouple capacitor to GND.

2. Schmitt trigger input, open state can not be allowed because of no internal pullup or pulldown.



SLAS332 - APRIL 2001

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	
Digital input voltage: DEM0, DEM1, DIN, LRCK, SYSCK, BCK, PDAL, PDDA.	–0.3 V to 4 V
DOUT	–0.3 V to V <sub>CC</sub> +0.3 V
Analog input voltage	0.3 V to V <sub>CC</sub> +0.3 V
Input current (any pins except supplies)	±10 mA
Ambient temperature under bias	–40°C to 125°C
Storage temperature	–55°C to 150°C
Junction temperature	150°C
Lead temperature (soldering)	260°C, 5 s
Package temperature (IR reflow, peak)	235°C, 10 s

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



# electrical characteristics, all specifications at $T_A$ = 25°C, $V_{CC}$ = 2.4 V, $f_S$ = 44.1 kHz, system clock = 384 $f_S$ , $f_{IN}$ = 1 kHz, 16-bit data, (unless otherwise noted)

	DADAMETED	TEGT COMPLTIONS	F	PCM3008T		UNIT	
	PARAMETER	TEST CONDITIONS	MIN	TYP MA		UNIT	
DIGIT	AL INPUT/OUTPUT						
V <sub>IH</sub> (3)			0.7 V <sub>CC</sub>		3.6	VDC	
V <sub>IL</sub> (3)	Input logic level				0.3V <sub>CC</sub>	VDC	
I <sub>IN</sub> (3)	Input logic current				±10	μΑ	
V <sub>OH</sub> (4		$I_{O} = -400 \mu\text{A}$	V <sub>CC</sub> -0.2			VDC	
V <sub>OL</sub> (4	Output logic level	$I_{O} = 400  \mu A$			0.2	VDC	
CLOC	K FREQUENCY						
	Sampling frequency		8	44.1	48	kHz	
£		256 f <sub>S</sub>	2.0480	11.2896	12.2880		
f <sub>S</sub>	System clock frequency	384 f <sub>S</sub>	3.0720	16.9344	18.4320	MHz	
		512 f <sub>S</sub>	4.0960	22.5792	24.5760		
ADC (	CHARACTERISTICS						
	Resolution			16		Bits	
DC A	CCURACY						
	Gain mismatch channel to channel			±1	±5		
	Gain error			±2	±10	% of FSR	
	Bipolar zero error			±0			
DYNA	MIC PERFORMANCE <sup>(5)</sup>						
	THD+N	$V_{IN} = -0.5 \text{ dB}$		-84	-74		
	THD+N	$V_{IN} = -60 \text{ dB}$		-26			
	Dynamic range	A-weighted	82	88		dB	
	S/N ratio	A-weighted	82	88			
	Channel separation		80	86			
ANAL	OG INPUT						
	Input voltage			0.6 V <sub>CC</sub>		V <sub>p-p</sub>	
	Center voltage			0.5 V <sub>CC</sub>		V	
	Input impedance			30		kΩ	
		–3 dB		150		kHz	
	Antialiasing filter frequency response	f <sub>IN</sub> = 20 kHz		-0.08		dB	
DIGIT	AL FILTER PERFORMANCE		•				
	Passband				0.454 f <sub>S</sub>		
	Stopband		0.583 f <sub>S</sub>		·	Hz	
	Passband ripple				±0.05		
	Stopband attenuation		-65			dB	
	Delay time			17.4 f <sub>S</sub>		s	
	HPF frequency response	-3 dB		0.078 f <sub>S</sub>		mHz	
DAC	CHARACTERISTICS	•	L	<u> </u>		1	
	Resolution			16		Bits	

NOTES: 3. Pins 6, 7, 9, 10–14: DEM0, DEMI, DIN, LRCK, SYSCK, BCK, PDAD, PDDA, (Schmitt trigger input, 3.3 V tolerant.



<sup>4.</sup> Pin 8: DOUT

<sup>5.</sup>  $f_{IN}$  = 1 kHz, using audio precision system II, RMS mode with 20 kHz LPF, 400 Hz HPF in calculation.

# electrical characteristics, all specifications at $T_A$ = 25°C, $V_{CC}$ = 2.4 V, $f_S$ = 44.1 kHz, system clock = 384 $f_S$ , $f_{IN}$ = 1 kHz, 16-bit data, (unless otherwise noted) (continued)

				F	CM3008T		
	PARAMETER			MIN	TYP	MAX	UNIT
DC AC	CURACY						
	Gain mismatch channel to channel				±1	±5	
	Gain error				±2	±10	%of FSR
	Bipolar zero error				±2		
DYNAN	MIC PERFORMANCE(6)						
	TUD.N	V <sub>OUT</sub> = 0 dB			-88	-78	
	THD+N	$V_{OUT} = -60 \text{ dB}$			-30		
	Dynamic range EIAJ, A-weighted		86	92		dB	
	S/N ratio	EIAJ, A-weighted		86	92		
	Channel separation			84	90		
ANALC	OG OUTPUT						
	Output voltage				0.6 V <sub>CC</sub>		V <sub>p-p</sub>
	Center voltage				0.5 V <sub>CC</sub>		V
	Load impedance	AC coupling		10			kΩ
		-3 dB			250		kHz
	LPF frequency response	f <sub>IN</sub> = 20 kHz			-0.03		dB
DIGITA	L FILTER PERFORMANCE	•		•			
	Passband					0.445 f <sub>S</sub>	1.1-
	Stopband			0.555 f <sub>S</sub>			Hz
	Passband ripple					±0.1	
	Stopband attenuation			-43			dB
	Delay time				14.3 f <sub>S</sub>		s
POWE	R SUPPLY REQUIREMENTS	•		•			
VCC	Voltage range			2.1	2.4	3.6	VDC
		ADC, DAC operation,			13.2	17	
		ADC operation	],,		8.1	10.5	mA
	Supply current	DAC operation	$V_{CC} = 2.4 \text{ V}$		5.6	7.5	
		ADC, DAC power down(7)	]		20	50	μА
		ADC, DAC operation,			31.7	40.8	mW
	D	ADC operation	],,		19.4	25.2	
	Power dissipation	DAC operation	$V_{CC} = 2.4 \text{ V}$		13.4	18	
		ADC, DAC power down(7)	1		48	120	μW
TEMPE	RATURE RANGE	•	-				
		, , , , , , , , , , , , , , , , , , ,	f <sub>S</sub> > 24 kHz	-25		85	
	Operation temperature	$V_{CC} = V_{MIN}$ to $V_{MAX}$	f <sub>S</sub> < 24 kHz	-25		70	°C
$\theta$ JA	Thermal resistance	16-pin TSSOP			150		°C/W

<sup>6.</sup>  $f_{IN}$  = 1 kHz, using audio precision system II, RMS mode with 20 kHz LPF, 400 Hz HPF. 7. SYSCK, BCK, LRCK are stopped.



#### theory of operation

#### **ADC** section

The PCM3008 ADC consists of a reference circuit, a stereo single-to-differential converter, a stereo fully differential 5th-order delta-sigma modulator, a digital decimation filter with high pass filter function and a serial interface circuit. The block diagram in this data sheet illustrates the architecture of the ADC section and Figure 1 shows the single-to-differential converter.

An internal reference circuit with one external capacitor provides all reference voltages required by the ADC and DAC. The internal single-to-differential voltage converter saves the design, space and extra parts needed for external circuitry required by many delta-sigma converters. The internal full-differential signal processing architecture provides a wide dynamic range and excellent power supply rejection performance. The input signal is sampled at 64× oversampling rate, eliminating the need for a sample-and-hold circuit, and simplifying anti-alias filtering requirements. The 5th-order delta-sigma noise shaper consists of five integrators that use a switched-capacitor topology, a comparator and a feedback loop consisting of a one-bit DAC. The delta-sigma modulator shapes the quantization noise, shifting it out of the audio band in the frequency domain.


The  $64f_S$  one-bit data stream from the modulator is converted to  $1f_S$  16-bit data words by the decimation filter, which also acts as a low pass filter to remove the shaped quantization noise. The dc components are removed by a high pass filter function contained within the decimation filter.

#### **DAC** section

The PCM3008 DAC consists of a serial interface circuit, a  $8\times$  digital interpolation filter with de-emphasis filter function, a stereo 5th-order delta-sigma modulator, and a stereo analog FIR filter with LPF and output buffer amplifier. The block diagram in this data sheet illustrates the architecture of the DAC section.  $1f_s$  16-bit audio data is converted to  $8f_s$  18-bit data by an  $8\times$  oversampling interpolation filter, and then converted to  $64f_s$  one-bit data by delta-sigma modulator. One-bit digital data is converted to an analog signal by a current source D to A, and then high frequency components of the shaped quantization noise out of band is reduced by the analog FIR filter and LPF. The fade in, fade out function in digital domain, and  $V_{OUT}$  control circuit in analog domain provide a pop-noise free muting function that is required for the power down on/off control sequence.

#### system clock

The system clock for PCM3008 must be either  $256f_s$ ,  $384f_s$  or  $512f_s$ , where  $f_s$  is the audio sampling frequency. The system clock must be supplied on SYSCK (pin 11). PCM3008 also has a system clock detection circuit that automatically senses  $256f_s$ ,  $384f_s$  or  $512f_s$  mode, and when  $384f_s$  or  $512f_s$  system clock is used, the clock is divided into  $256f_s$  automatically. The  $256f_s$  clock is used to operate the digital filter and the modulator. The system clock must be supplied whenever power is applied and either  $\overline{PDAD}$  or  $\overline{PDDA}$  is HIGH, as the PCM3008 uses dynamic circuits internally. Table 1 lists the relationship of typical sampling frequency and system clock frequency, and Figure 2 illustrates the system clock timing.



SYMBOL	DEFINITION	MIN	UNIT
tSCKH	System clock pulse width HIGH	15	ns
tSCKL	System clock pulse width LOW	15	ns

Figure 2. System Clock Timing



#### system clock (continued)

**Table 1. System Clock Frequencies** 

SAMPLING RATE FREQUENCY	SYSTEM CLOCK FREQUENCY (MHz)				
(kHz)	256f <sub>S</sub>	384f <sub>S</sub>	512f <sub>S</sub>		
32.0	8.1920	12.2880	16.3840		
44.1	11.2896	16.9340	22.5792		
48.0	12.2880	18.4320	24.5760		


#### reset

The ADC and DAC portions of the PCM3008 can be reset simultaneously by the power down control pins,  $\overline{PDAD}$  and  $\overline{PDDA}$ . This external reset using  $\overline{PDAD}$  and  $\overline{PDDA}$  must be always done at least once after the power is applied. Internal state is kept in reset during  $\overline{PDAD}$  = low and  $\overline{PDDA}$  = low and for 1024 system clock counts after  $\overline{PDAD}$  = high or  $\overline{PDDA}$  = high, and then the initialization sequence for ADC and DAC is started. For the ADC, DOUT is kept in ZERO during the initialization sequence and DOUT outputs normal data corresponding to the input analog signal after  $t_{ADCDLY1}$ . In the case of the DAC, the fade-in function is started, the signal level on  $v_{OUT}$  increases gradually and reaches to full level corresponding to the input digital signal after  $t_{DACDLY1}$ . The following figure illustrates the reset timing for power-on and the ADC/DAC output response for the power-on and reset sequence.



#### **PCM** audio interface

Digital audio data is interfaced to the PCM3008 on LRCK (pin 10), BCK (pin 12), DIN (pin 9), and DOUT (pin 8). PCM3008 can accept 16-bit standard format, right-justified 16 bit for DAC and left-justified 16 bit for ADC. PCM3008 accepts 3 types of BCK and LRCK combination, with 64, 48 or 32 clocks of BCK in one clock of LRCK. The following figures illustrate audio data input/output format and timing.



SYMBOL	DEFINITION	MIN	TYP	MAX	UNIT
<sup>t</sup> RSTB	PDAD = LOW and PDDA = LOW pulse width 40			ns	
<sup>t</sup> ADCDLY1	Initial delay time	2240/f <sub>S</sub>		S	
<sup>t</sup> DACDLY1	Fade in, fade out time	2080/f <sub>S</sub>			S

Figure 3. Power-On Reset Timing





Figure 4. Audio Data Input/Output Format



#### PCM audio interface (continued)



SYMBOL	DEFINITION	MIN	TYP	MAX	UNITS
tBCY	BCK pulse cycle time	300			ns
<sup>t</sup> BCH	BCK pulse width high	120			ns
tBCL	BCK pulse width low	120			ns
t <sub>BL</sub>	BCK rising edge to LRCK edge	40			ns
t <sub>LB</sub>	LRCK edge to BCK rising edge	40			ns
tLRP	LRCK pulse width	<sup>t</sup> BCY			
tDIS	DIN setup time	40			ns
<sup>t</sup> DIH	DIN hold time	40			ns
tBDO	DOUT delay time to BCK falling edge			40	ns
tLDO	DOUT delay time to LRCK edge			40	ns
t <sub>R</sub>	Rising time of all signals	·		20	ns
tF	Falling time of all signals			20	ns

Figure 5. Audio Data Input/Output Timing


#### synchronization with digital audio system

PCM3008 operates with LRCK synchronized to the system clock. PCM3008 does not need a specific phase relationship between LRCK and system clock, but does require the synchronization of LRCK and system clock. If the relationship between system clock and LRCK changes more than  $\pm 4$  BCK during one sample period, internal operation of DAC halts within  $1/f_s$ , and analog output is held at the last data until re-synchronization between system clock and LRCK is completed, and  $t_{DACDLY2}$  has elapsed.

Internal operation of ADC also halts within  $1/f_s$ , and digital output is forced into ZERO code until re-synchronization between system clock and LRCK is completed and  $t_{ADCDLY2}$  has elapsed. In case of changes less than  $\pm 4$  BCK, re-synchronization does not occur and the above analog/digital output control and discontinuity do not occur. The following figure illustrates the DAC analog output and ADC digital output for loss of synchronization. During undefined data periods, some noise may be generated in the audio signal. Also, the transition of normal to undefined data and undefined data to normal makes a discontinuity of data on analog and digital output, which also may generate some noise in the audio signal.




#### synchronization with digital audio system (continued)



SYMBOL	DEFINITION	MIN	TYP	MAX	UNIT
<sup>t</sup> ADCDLY2	Delay time from synchronization 32/f <sub>S</sub>		s		
<sup>t</sup> DACDLY2	Delay time from synchronization		32/f <sub>S</sub>		S

Figure 6. ADC and DAC Output for Loss of Synchronization



SYMBOL	DEFINITION	MIN	TYP	MAX	UNIT
<sup>t</sup> ADCDLY1	Initial delay time		2240/f <sub>S</sub>		S
<sup>t</sup> DACDLY1	Fade in, fade out time		2080/f <sub>S</sub>		S

Figure 7. ADC and DAC Output for Power Down Control

#### function control

The PCM3008 has the following functions which are controlled by PDAD (pin 13), PDDA (pin 14), DEM0 (pin 6) and DEM1 (pin 7).

#### power-down control

**PDAD:** ADC power-down control pin places the ADC portion in the lowest power consumption mode. The ADC operation is stopped by disabling the clock and bias to the ADC portion, and DOUT is forced to zero during ADC power-down mode. Figure 7 illustrates the ADC DOUT response for ADC power-down ON/OFF. This does not affect the DAC operation.

PDAD	ADC OPERATION MODE
Low	ADC power down mode enable
High	ADC power down mode disable

**PDDA:** DAC power-down control pin places the DAC portion in the lowest power consumption mode. The DAC operation is stopped by disabling the clock and bias to the DAC portion, and  $V_{OUT}$  is forced to  $V_{COM}$  (0.5  $V_{CC}$ ) during DAC power-down mode. Figure 7 illustrates the DAC  $V_{OUT}$  response for DAC power-down ON/OFF. This does not affect the ADC operation.

PDDA	DAC OPERATION MODE					
Low	DAC power down mode enable					
High	DAC power down mode disable					

 $\overline{PDAD}$  = low and  $\overline{PDDA}$  = low places PCM3008 into reset state and either  $\overline{PDAD}$  = high or  $\overline{PDDA}$  = high returns PCM3008 to operational state.


#### de-emphasis control

**DEM1**, **DEM0**: DAC de-emphasis control pins select the de-emphasis mode as shown below.

DEM1	DEM0	DE-EMPHASIS MODE
Low	Low	De-emphasis 44.1 kHz ON
Low	High	De-emphasis OFF
High	Low	De-emphasis 48 kHz ON
High	High	De-emphasis 32 kHz ON

#### typical circuit connection

The following figure illustrates a typical PCM3008 circuit connection.



NOTES: A. C<sub>1</sub>: 0.1 μF ceramic and 1 μF chemical typical, gives settling time with 15 ms (1 μF × 15 kΩ) time constant in power on period.

- B. C<sub>2</sub>, C<sub>3</sub>: 0.47  $\mu$ F typical, gives 11 Hz cutoff frequency of input HPF in normal operation and gives settling time with 14 ms (0.47  $\mu$ F × 30 k $\Omega$ ) time constant in power on and power down off period.
- C.  $C_4$ : 0.1  $\mu F$  ceramic and 10  $\mu F$  chemical typical, depending on power supply quality and pattern layout.
- D.  $C_5$ ,  $C_6$ : 1  $\mu$ F typical, gives 16 Hz cut-off frequency of output HPF in normal operation and gives settling time with 10 ms (1  $\mu$ F × 10 k $\Omega$ ) time constant in power on period.
- E. Post low pass filter with  $R_{IN} > 10 \text{ k}\Omega$ , depending on requirement of system performance.
- F. Power on reset circuit in case of no power-down control requirement.

#### board design and layout considerations

#### power supply and grounding (V<sub>CC</sub>, GND)

The analog and digital power supply lines are internally tied, and the analog and digital grounds are internally tied due to pin count limitation. The power supply  $V_{CC}$  pin must be bypassed to the GND pin with 0.1  $\mu$ F ceramic and 10  $\mu$ F chemical capacitors as close to the pins as possible to maximize the dynamic performance of ADC and DAC.

#### V<sub>IN</sub> pins

A chemical capacitor from  $0.47~\mu\text{F}$  to  $4.7~\mu\text{F}$  is recommended as an ac coupling capacitor. Capacitance of  $0.47~\mu\text{F}$  gives 11 Hz cut-off frequency at input HPF. If higher full scale input voltage is required, it can be adjusted by adding only one series resistor to  $V_{\text{IN}}$  pins.

#### **V<sub>COM</sub>** input

A 0.1  $\mu$ F ceramic and a 1  $\mu$ F or larger chemical capacitor are recommended between V<sub>COM</sub> and GND to ensure low source impedance of ADC and DAC common voltage. This capacitor should be located as close as possible to the V<sub>COM</sub> pin to reduce dynamic errors on the ADC and DAC common voltage.



#### system clock

Dynamic performance may be influenced by the quality of SYSCK. Therefore the duty cycle, jitter and threshold voltage at the SYSCK pin must be carefully managed. The SYSCK and BCK, LRCK must be supplied whenever the power is applied and either PDAD or ODDA is HIGH, as the PCM3008 uses dynamic circuits internally.

#### reset control

The PCM3008 does not have an internal power-on reset circuit. Therefore external reset control by PDAD and PDDA must always done at least once after the power is turned on. If neither PDAD nor PDDA is needed in the application, the standard reset circuit which consists of one resistor, one capacitor and one diode is recommended on PDAD and PDDA pins.

#### external mute control

Although the PCM3008 has an internal muting function for power-down ON/OFF control, if external muting control is required, the recommended control sequence is described by External Mute ON, CODEC Power Down ON, SYSCK stop and resume if necessary, CODEC Power Down OFF and External Mute OFF.



#### **ADC**







Figure 8

#### FREE-AIR TEMPERATURE 92 90 Dynamic Range And SNR - dB SNR 88 **Dynamic Range** 86 84 82 **–50** -25 25 50 75 100 T<sub>A</sub> – Free-Air Temperature – °C Figure 9

**DYNAMIC RANGE AND SNR** 

#### TOTAL HARMONIC DISTORTION PLUS NOISE AT -0.5 dB



**DYNAMIC RANGE AND SNR** vs





Figure 11

#### **ADC**





# DYNAMIC RANGE AND SNR vs SAMPLING FREQUENCY






Figure 13

DAC

#### TOTAL HARMONIC DISTORTION PLUS NOISE AT 0 dB



## DYNAMIC RANGE AND SNR vs





Dynamic Range And SNR - dB

Dynamic Range And SNR - dB


90

88

86<u></u>2

#### DAC







# SUPPLY VOLTAGE 96 94 Dynamic Range

**DYNAMIC RANGE AND SNR** 


### V<sub>CC</sub> – Supply Voltage – V Figure 17


#### TOTAL HARMONIC DISTORTION PLUS NOISE AT 0 dB







ADC DAC









10 15 f – Frequency – kHz Figure 22

20


-100


-120


-140


0

5













#### **DAC OUTBAND NOISE SPECTRUM**




#### ADC digital decimation filter frequency response













#### digital high pass filter frequency response







#### analog antialiasing filter frequency response







#### DAC digital interpolation and de-emphasis filter frequency response













#### DAC digital interpolation and de-emphasis filter frequency response (continued)







#### analog FIR filter frequency response






#### analog low pass filter frequency response











.com 12-Mar-2008

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PCM3008T	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCM3008T/2K	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCM3008T/2KG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
PCM3008TG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM3008T/2K	TSSOP	PW	16	2000	330.0	17.4	6.8	5.4	1.6	8.0	16.0	Q1





#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM3008T/2K	TSSOP	PW	16	2000	346.0	346.0	33.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mamt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated