

## **SiI 1161 PanelLink Receiver**

# **Data Sheet**

Document # SiI-DS-0096-D

### **Silicon Image, Inc.**

SiI-DS-0096-D June 2005

### **Application Information**

To obtain the most updated Application Notes and other useful information for your design, please visit the Silicon Image web site at www.siimage.com, or contact your local Silicon Image sales office.

### **Copyright Notice**

This manual is copyrighted by Silicon Image, Inc. Do not reproduce, transform to any other format, or send/transmit any part of this documentation without the expressed written permission of Silicon Image, Inc.

### **Trademark Acknowledgment**

Silicon Image, the Silicon Image logo, PanelLink® and the PanelLink® Digital logo are registered trademarks of Silicon Image, Inc. TMDS<sup>TM</sup> is a trademark of Silicon Image, Inc. VESA<sup>®</sup> is a registered trademark of the Video Electronics Standards Association. All other trademarks are the property of their respective holders.

### **Disclaimer**

This document provides technical information for the user. Silicon Image, Inc. reserves the right to modify the information in this document as necessary. The customer should make sure that they have the most recent data sheet version. Silicon Image, Inc. holds no responsibility for any errors that may appear in this document. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Silicon Image, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

### **All information contained herein is subject to change without notice.**

### **Revision History**



© 2001, 2002, 2003, 2004, 2005 Silicon Image. Inc.

### **TABLE OF CONTENTS**



### **LIST OF TABLES**



### **LIST OF FIGURES**



#### **General Description Features Features**

The SiI 1161 receiver uses PanelLink Digital technology to support high-resolution displays up to UXGA (25-165MHz). This receiver supports up to true color panels (24 bits per pixel, 16M colors) with both one and two pixels per clock.

All PanelLink products are designed on a scaleable CMOS architecture, ensuring support for future performance enhancements while maintaining the same logical interface. System designers can be assured that the interface will be stable through a number of technology and performance generations.

PanelLink Digital technology simplifies PC and display interface design by resolving many of the system level issues associated with high-speed mixed signal design, providing the system designer with a digital interface solution that is quicker to market and lower in cost.

- Supports 10 meter cables at UXGA speed
- $\cdot$  I<sup>2</sup>C port for dynamic optimization of settings to compensate for long cables and/or poor quality transmitters
- Flexible output drive controls to optimize timings for all possible configurations
- 3.3V operation
- Time staggered data output for reduced ground bounce and lower EMI
- Sync Detect feature for DVI "Hot Plugging"
- ESD tolerant to 5kV (HBM) on all pins
- Compliant with DVI 1.0
- Guaranteed interoperability with DVI-compliant transmitters
- Low power standby mode; automatic entry into standby mode with clock detect circuitry
- Pb-free packaging (see page 41).



### **SiI 1161 Pin Diagram**





### **Functional Description**

The SiI 1161 is a DVI 1.0 compliant PanelLink receiver in a compact package. It provides 24 or 48 bits for data output, and allows for panel support up to UXGA. Figure 1 shows the functional blocks of the chip.



**Figure 1. Functional Block Diagram** 

The PanelLink TMDS core accepts as inputs the three TMDS differential data lines and the differential clock. The core senses the signals on the link and properly decodes them providing accurate pixel data. The core outputs the necessary sync signals (HSYNC, VSYNC), clock (ODCK), and a DE signal that goes high when the active region of the video is present.

The SCDT signal is output when there is active video on the DVI link and the PLL in the TMDS has locked on to the video. SCDT can be used to trigger external circuitry, indicating that an active video signal is present or used to place the device in power down when no signal is present (by tying it to PDO#). The EXT\_RES component is used for impedance matching.



### **Electrical Specifications**

### **Absolute Maximum Conditions**



**Notes** 

- 1. Permanent device damage may occur if absolute maximum conditions are exceeded.
- 2. Functional operation should be restricted to the conditions described under Normal Operating Conditions.

### **Normal Operating Conditions**



Notes

1. Thermal resistance specified with package ePad soldered 100% to underlying PCB pad.

2. Thermal resistance specified with package ePad unsoldered to PCB.

### **Digital I/O Specifications**

Under normal operating conditions unless otherwise specified.



Note

1. Guaranteed by design. Voltage undershoot or overshoot cannot exceed absolute maximum conditions for a pulse of greater than 3 ns or one third of the clock cycle.

2. Applies to toggling inputs only. Strap selected options are fixed at power-up time.





### **General DC Specifications**

Under normal operating conditions unless otherwise specified.



### **Table 1. DC Parametric Specifications**

**Notes** 

1. The Typical Pattern contains a gray scale area, checkerboard area, and text.

2. The Worst Case Pattern consists of a black and white checkerboard pattern; each checker is two pixels wide.

3. Asserting PD# to LOW disables all internal logic and outputs, including SCDT and clock detect functions. The inactive input clock accounts for most of the power reduction.

4. Specified with capacitive load (C<sub>LOAD</sub>) of 10pF on each output pin, and a worst-case TMDS signal swing of 600mV.





### **General AC Specifications**



#### **Table 2. General AC Specifications**

#### **Notes**

- 1. Guaranteed by design.
- 2. Jitter defined per DVI 1.0 Specification, Section 4.6 Jitter Specification.
- 3. Jitter measured with Clock Recovery Unit per DVI 1.0 Specification, Section 4.7 Electrical Measurement Procedures.
- 4. Measured with transmitter powered down.
- 5. All Standard Mode I<sup>2</sup>C (100kHz and 400kHz) timing requirements are guaranteed by design.
- 6. Control pulses include HSYNC, VSYNC, CTL1, CTL2 and CTL3. Pulses narrower than this minimum width specification are filtered out in the receiver and will not be seen at the output pins.
- 7. ODCK duty cycle is independent of the differential input clock duty cycle and the transmitter IDCK duty cycle.

DC and AC parameters specific to the operating mode of the Sil 1161 are listed on the following pages.

The output pin timing specifications are dependent on the selection of output drive capability. Specifications are listed for two modes: Sil 161B mode, which requires no  $I^2C$  initialization; and Sil 1161 mode, which allows for optimization of input data recovery and output drive using  $I^2C$  programming. Designers should choose the mode most suited to their board-level requirements.



### **Compatibility Mode Selection Specifications**

**Silicon Image** 

The 1161 design provides new features that were not available on previous TMDS receiver series. To utilize the new features and ensure backwards compatibility, two mode selections have been defined.

Sil 161B (Compatible) Mode: This mode allows drop-in replacement of Sil 161B and other pin-compatible receivers, and provides improved performance over other solutions. Strapping MODE (pin 99) = HIGH selects Compatible Mode.

Sil 1161 (Programmable) Mode. Superior link recovery performance is possible, along with additional output drive timing margin, when this mode is selected. Strapping MODE (pin 99) = LOW and I2C\_MODE# (pin 7) = LOW selects Programmable Mode.

### **SiI 161B (Compatible) Mode DC Specifications**

The output drive strength is controlled with the ST pin as indicated in Figure 2.



**Figure 2. SiI 161B Mode Control of Output Pin Drive Strength** 





The output drive specifications in the Compatible mode are equivalent to the drive on the SiI 161B part.

**Table 3. SiI 161B Mode DC Specifications** 

#### **Strap option: ST=0 (Low Drive Strength)**



### **Strap option: ST=1 (High Drive Strength)**



#### **Notes**

- 1. Output loading is equivalent to one or two CMOS input loads.
- 2. 0.8V corresponds to LVTTL  $V_{IN}(max)$ .
- 3. 0.4V corresponds to LVCMOS  $V_{\text{IN}}$ (max).
- 4. Output loading is equivalent to two or four CMOS input loads.



### **SiI 161B (Compatible) Mode AC Specifications**

AC timings are provided here in setup/hold format at 165MHz for ease of direct comparison to the SiI 161B part. Timing specifications in Table 4 apply to worst-case one pixel per clock mode. For other modes and frequencies use the Sil 1161 Mode timings and calculation methodology, "Calculating Setup and Hold Times" on Page 12.

### **Table 4. SiI 161B Mode AC Specifications**

### **Strap option: ST=0 (Low Drive Strength)**



### **Strap option: ST=1 (High Drive Strength)**



#### **Notes**

- 1. All transitions are specified at worst case of 70ºC with minimum VCC.
- 2. ODCK and DE output pins should be loaded with 10pF when ST=0 and 20pF when ST=1. If layout requires only a point-to-point, one load net, a discrete 10pF capacitor should be added to the net to create these loads. See Figure 3.





**Figure 3. Output Loading in SiI 161B Mode** 

### **SiI 1161 (Programmable) Mode DC Specifications**

The Sil 1161 provides an internal register, accessible via  $I^2C$ , to match the drive strengths of the output data, control and ODCK pins. This arrangement allows more flexibility in driving diverse loading configurations as shown in Figure 4.



**Figure 4. SiI 1161 Mode Control of Output Pin Drive Strength**

## **Silicon Image**

### **Table 5. SiI 1161 Mode DC Specifications**

### **Program Option: ST=0<sup>1</sup> (Low Drive Strength)**



### **Program Option: ST=1<sup>1</sup> (High Drive Strength)**



**Notes** 

1. CKST and ST are controlled with bits in an I<sup>2</sup>C register, not from pins, in Programmable Mode.

2. Output loading is equivalent to one, two or four CMOS input loads.

3. 0.8V corresponds to LVTTL  $V_{IN}(max)$ .

4. 0.4V corresponds to LVCMOS  $V_{\text{IN}}$ (max).





### **SiI 1161 (Programmable) Mode AC Specifications**

Sil 1161 Mode AC timings are based on "Clock to Output" (CK2OUT) timing measurements. This methodology provides a precise means of calculating setup and hold at any frequency and in any chip operating mode. C<sub>L</sub> indicates the load on the ODCK line. The load on the data/control line involved depends on CKST: for CKST=1, the control/data pin load is  $C_L$ ; for CKST=0, the load is  $2x C_L$ .

### **Table 6. SiI 1161 Mode AC Specifications**

### **Program Option: ST=0 (Low Drive Strength)**



### **Program Option: ST=1 (High Drive Strength)**



**Notes**

1. Output loading is equivalent to one (5pF), two (10pF) or four (20pF) CMOS input loads.

2. All transition time specifications at 70°C, minimum VCC.

3. Timing specifications in Table 6 apply to both one pixel per clock and two pixel per clock modes.





### **Calculating Setup and Hold Times**

Output setup and hold times between video output clock (ODCK) and video data (including HSYNC, VSYNC and DE) are functions of the worst case duty cycle specification for ODCK and the worst case clock to output delay. For the Sil 1161 output pins, only the minimum output setup and hold times are critical.

The SiI 1161 provides the OCK INV feature, described on page 22, to allow external logic to decode data with either a rising or falling clock edge.

#### **OCK\_INV=0 Case**

For OCK, INV=0, the worst-case setup time occurs when the clock to output delay is at a maximum (latest data) and the ODCK duty cycle is at a minimum (earliest falling edge). Conversely, the worst case hold time occurs when the clock to output delay is at a minimum (earliest next data) and the ODCK duty cycle is at a maximum (latest falling edge). This is shown in Figure 5. The falling active ODCK edge is shown with an arrowhead.



**Figure 5. Receiver Output Setup and Hold Times – OCK\_INV=0** 

**Note:** For Staggered Output timing in 2Pix/clk mode, refer to Figure 15.

Actual setup and hold times can be derived from the clock period at the operating frequency of interest. Clock duty cycle must also be taken into account when calculating setup and hold times.

> **Setup Time** to ODCK:  $T_{\text{ODCK}}$ <sup>\*</sup> $T_{\text{DLT}}$ {min} -  $T_{\text{CK20UT}}$ {max} **Hold Time** from ODCK:  $T_{ODCK}^*$  (1 -  $T_{DUTY}$ {max}) +  $T_{CK2OUT}$ {min}





Table 7 shows the calculations required for determining setup and hold timings using the clock period  $T_{\text{ODCK}}$ specific to the clock frequency, also bringing in the clock duty cycle as required when OCK\_INV=0. The setup and hold times apply to DE, VSYNC, HSYNC and Data output pins, as long as the appropriate  $T_{CK2OUT}$  value is used for the calculation in each case. The table also shows calculated setup and hold times for commonly used ODCK frequencies.





### **OCK\_INV=1 Case**

For OCK\_INV=1, the timing is similar to that previously discussed. The worst-case setup time occurs when the clock to output delay is at a maximum (latest data) and the ODCK duty cycle is at a minimum (earliest falling edge). Conversely, the worst case hold time occurs when the clock to output delay is at a minimum (earliest next data) and the ODCK duty cycle is at a maximum (latest falling edge). This timing relationship is shown in Figure 6. The rising active ODCK edge is shown with an arrowhead.



### **Figure 6. Receiver Output Setup and Hold Times – OCK\_INV=1 Note:** For Staggered Output timing in 2Pix/clk mode, refer to Figure 15.



Actual setup and hold times can be derived from the clock period at the operating frequency of interest. Clock duty cycle must also be taken into account when calculating setup and hold times.

> **Setup Time** to ODCK:  $T_{ODCK}T_{DUTY}\{min\}$  -  $T_{CK2OUT}\{max\}$ **Hold Time** from ODCK:  $T_{ODCK}^*$  (1 -  $T_{DUTY}$ {max}) +  $T_{CK2OUT}$ {min}

Table 8 shows the calculations required for determining setup and hold timings using the clock period  $T_{\text{ODCK}}$ specific to the clock frequency when OCK INV=1. The setup and hold times apply to DE, VSYNC, HSYNC and Data output pins, as long as the appropriate  $T_{CK2OUT}$  value is used for the calculation in each case. The table also shows calculated setup and hold times for commonly used ODCK frequencies.

Symbol	<b>Parameter</b>	<b>Frequency</b>	${\mathsf T}_{\texttt{ODCK}}$	$T_{CK2OUT}$ (data)	<b>Result</b>
${\sf T}_{\sf SU}$	Data Setup Time to ODCK	25 MHz	$40$ ns	Max	$=40*40\% - 1.2 = 14.8$ ns
	$=T_{ODCK}T_{DUTY}$ (min)	82.5 MHz	$12$ ns	$=1.2$	$=12*40\% - 1.2 = 3.6$ ns
	$-TCK2OUT$ max}	165 MHz	6 ns		$=6*40\% - 1.2 = 1.2$ ns
$\mathsf{T}_{\mathsf{HD}}$	<b>Data Hold Time from ODCK</b>	25 MHz	$40$ ns	Min	$=40*40\% - 0.0 = 16.0$ ns
	$=T_{ODCK}$ <sup>*</sup> (1 - $T_{DUTY}$ max })	82.5 MHz	$12$ ns	$=0.0$	$=12*40\% - 0.0 = 4.8$ ns
	+ $T_{CK2OUT}$ {min}	165 MHz	6 ns		$= 6*40\% - 0.0 = 2.4$ ns

**Table 8. Sample Calculation of Data Output Setup and Hold Times – OCK\_INV=1** 



### **Timing Diagrams**



**Figure 7. Digital Output Transition Times** 



**Figure 8. Receiver Clock Cycle/High/Low Times** 







**Figure 10. Receiver Clock-to-Output Delay and Duty Cycle Limits** 



**Figure 11. Output Signals Disabled Timing from Clock Inactive** 



**Figure 12. Wake-Up on Clock Detect** 









**Figure 14. SCDT Timing from DE Inactive or Active** 



**Figure 15. Two Pixels per Clock Staggered Output Timing Diagram** 







**Figure 16. I<sup>2</sup>C Data Valid Delay (driving Read Cycle data)** 



**Figure 17. I<sup>2</sup>C Reset Timing at Power-Up or Prior to first I<sup>2</sup>C Acess** 





### **Pin Descriptions**

### **Output Pins**



### **Differential Signal Data Pins**





### **Configuration Pins**

**Silicon Image** 



### **Power Management Pins**







### **Power and Ground Pins**





### **Feature Information**

### **HSYNC De-jitter Function**

HSYNC de-jitter enables the Sil 1161 to operate properly even when the HSYNC signal contains jitter. Pin 1 is used to enable or disable this circuit. Tying this pin high enables the HSYNC de-jitter circuitry while tying it low disables the circuitry. The HSYNC de-jitter circuitry operates normally with most VESA standard timings. In most modes, HSYNC and VSYNC total times and front and back porch times are multiples of four pixel times. If the timings are not a multiple of four, operation is not guaranteed and the HSYNC de-jitter circuitry should be turned off. When HSYNC de-jitter is enabled, the circuitry will introduce anywhere from 1 to 4 CLK delays in the HSYNC signal relative to the output data.

### **Clock Detect Function**

The SiI 1161 includes a power saving feature: power down with clock detect circuit. The SiI 1161 will go into a low power mode when there is no video clock coming from the transmitter. In this mode, the entire chip is powered down except the clock detect circuitry. During this mode, digital I/O are set to a high impedance (tri-state) mode. The SCDT pin is driven LOW. A weak internal pull-down device brings each output to ground. The device power down and wake-up times are shown in Figure 11 and Figure 12.

### **OCK\_INV Function**

OCK INV affects the phase of the clock output as indicated in Figure 18. The setting of OCK INV is selected by a strap pin when in Sil 161B (Compatible) mode, and by a register bit when in Sil 1161 (Programmable) mode.

OCK\_INV does not change the timing for the internal data latching. As shown in the figure, the clock normally passes through two inverters, each with delay  $T_{\text{INV}}$ . However, when OCK\_INV is set to 1, the output clock only passes through a single inverter.

This timing is described in the Calculating Setup and Hold Times section.



**Figure 18. Block Diagram for OCK\_INV** 





### **I <sup>2</sup>C Slave Interface**

The Sil 1161 slave state machine supports only byte read and write. Page mode is not supported. The 7-bit binary address of the I<sup>2</sup>C machine is 0x76. Please see Figure 19 for a byte read operation and Figure 20 for a byte write operation. For more detailed information on  $I^2C$  protocols please refer to  $I^2C$  Bus Specification version 2.1 available from Philips Semiconductors Inc.



**Figure 19. I<sup>2</sup>C Byte Read** 



**NOTE:** The I<sup>2</sup>C registers can be accessed even when there is no incoming video.





### **TFT Panel Data Mapping**

Table 9 summarizes the output data mapping in one pixel per clock mode for the Sil 1161. This output data mapping is dependent upon the PanelLink transmitters having the exact same type of input data mappings.

Table 10 summarizes the output data mapping in two pixels per clock mode. More detailed mapping information is found on the following pages. Refer to application note SiI-AN-0007 for DSTN applications.

Note that the data configuration of the receiver is independent of the configuration of the transmitter. The data is always transmitted across the link in the same format, regardless of the selection of 12, 24 or 48 bit input format. Therefore, display-side designers do not need to know how the transmitter is configured. Receiver configuration is for compatibility with the display, not the transmitter.



### **Table 9. One Pixel per Clock Mode Data Mapping**

#### **Table 10. Two Pixel per Clock Mode Data Mapping**





**Note:** SiI143B, SiI 151B, SiI 153B and SiI 1161 all have the same pinout. The pin assignments shown in the following tables should also be used for these other receivers.



### **Table 11. One Pixel per Clock Input/Output TFT Mode – VESA P&D and FPDI-2TM Compliant**

For 18-bit mode, the Flat Panel Graphics Controller interfaces to the Transmitter exactly the same as in the 24-bit mode; however, 6 bits per channel (color) are used instead of 8. It is recommended that unused data bits be tied low. As can be seen from the above table, the data mapping for less than 24-bit per pixel interfaces are MSB justified. The data is sent during active display time while the control signals are sent during blank time. Note that the three data channels (CH0, CH1, CH2) are mapped to Blue, Green and Red data respectively.





### **Table 12. Two Pixels per Clock Input/Output TFT Mode**





### **Table 13. 24-bit One Pixel per Clock Input with 24-bit Two Pixels per Clock Output TFT Mode**







### **Table 14. 18-bit One Pixel per Clock Input with 18-bit Two Pixels per Clock Output TFT Mode**







### **Table 15. Two Pixels per Clock Input with One Pixel per Clock Output TFT Mode**







### **Table 16. Output Clock Configuration by Typical TFT Panel Application**





### **Design Recommendations**

The following sections describe recommendations for robust board design with this PanelLink receiver. Designers should include provision for these circuits in their design, and adjust the specific passive component values according to the characterization results.

### **Differences Between SiI 161B and SiI 1161**

The RESERVED pin (pin 99) on the Sil 161B is required to be tied HIGH for normal operation. On the Sil 1161 part, pin 99 is defined so that tying it HIGH maintains pin compatibility with the Sil 161B. In this mode, the Sil 1611 chip meets all operational and timing specifications of the Sil 161B with these exceptions.

- Active mode power consumption is higher on the SiI 1161 part due to the new equalizer circuitry. Refer to Table 1 for actual values.
- $T<sub>FSC</sub>$  is shorter and more predictable due to improved logic implementation.

### **Selecting SiI 1161 (Programmable) Mode**

To use the programmable features of the Sil 1161 part:

- Tie pin 99 (the MODE signal) LOW
- Tie pin 7 (the I2C\_MODE# signal) LOW

The chipset registers are now accessible through standard I<sup>2</sup>C signaling up to 400kHz through pins 3 (SDA) and 100 (SCL). Note that these pins must be connected through pullups (2kΩ recommended) to 3.3V for correct operation. In this mode, several pins change their functionality from the SiI 161B standard as shown in Table 17.



### **Table 17. New Pin Functions for SiI 1161 in Programmable Mode**

### **Programmable Mode Reset Recommendations**

For programmable mode operation, the Sil 1161 <sup>2</sup>C logic **must be reset at least once**, at power-up time, for reliable operation.

The reset is triggered whenever PD# (pin 2) transitions from LOW to HIGH after VCC has reached its nominal operating voltage.

If the host controls PD#, this reset occurs automatically whenever the chip is brought from power-down mode to active mode. However, if the host is not controlling PD# and the pin is simply tied to VCC, there will not be sufficient time during initial voltage ramp to reset the logic. Figure 21 illustrates the timing requirement.



**Figure 21. RESET Generation Delay** 





Recommendation: Putting a 1000pF capacitor and a 10kΩ resistor on the PD# pin is sufficient to provide the needed reset delay. If the PD# is already controlled by external logic, that logic should be used to perform the reset function instead.



### **Figure 22. Recommended RESET Circuit**

For existing circuit designs where these methods are impractical to implement, other solutions may be possible. Contact your Silicon Image technical representative for information.

### **Using SiI 1161 in Multiple-Input Applications**

Two SiI 1161 parts can be connected with their outputs in parallel to permit video from either of two independent DVI inputs to be recovered and sent to a single image processing device (such as a scaler). As an example of another application, one SiI 1161 part can be used with its outputs in parallel with an ADC to support a dual mode monitor.

These applications may require the following considerations.

- Use the PDO# pin to disable the outputs from the Sil 1161 when it is not in use. The outputs will be tristated so that other devices can drive the lines. The chip engages internal pull-down resistors to prevent the outputs from floating, but these are very weak and will not adversely affect other devices driving the bus.
- Use the MODE pin to enable or disable the  $I<sup>2</sup>C$  interface from responding. All Sil 1161 parts in the system will use the same I<sup>2</sup>C address, so only one can be enabled for I<sup>2</sup>C access at a time.

The PD# pin can be used in place of both PDO# and MODE. Its assertion will: disable the outputs from the Sil 1161; power down the internal Sil 1161 logic; and disable  $I^2C$  access.

**Note:** Asserting the PD# pin or toggling the MODE pin will reset the state of the registers to their default settings, so upon deassertion all special register settings will need to be rewritten.

### **Using SiI 1161 to Replace TI TFP401**

The Sil 1161 device pinout is very similar to that of the TI TFP401 receiver. Applications can immediately benefit from improved performance over the TI part, even if the programmability feature of the SiI 1161 device is not used. However, there are some areas that require attention when replacing the TI TFP401 part.

- When the staggered output mode is used, the TI TFP401 part times its DE signal to coincide with the first (ODD) data pixel. The SiI 1161 device times its DE signal to coincide with the first (EVEN) data pixel, one quarter clock period later. The SiI 1161 staggered output timing is provided on page.17.
- If the system has been designed to match the TI TFP401 timing noted above, it is often possible to adapt the SiI 1161 by using the OCK\_INV, ST, and CKST selections to meet system timing requirements. This is possible because the Sil 1161 part has better timing characteristics in most applications.

Contact your Silicon Image representative for additional application-specific suggestions.





### **Adjusting Equalizer and Bandwidth**

The Sil 1161 provides access to several internal registers that can be set to optimize the connection to a variety of source devices and accommodate a range of cable lengths.

The Sil 1161 provides access to several internal registers that can be set to optimize the connection to a variety of source devices and accommodate a range of cable lengths. Pins must be set in Programmable Mode according to the details shown in Table 17 on page 31. The rules for setting the registers for best operation are flexible; the only goal is to achieve best visual performance on the display. In general these guidelines apply.

- The EQ\_DATA bits correspond to the cable length, with 0000 applying to the longest cables, and 1111 applying to the shortest cables. Cable quality and DVI signal source quality also factor into this setting, so there is no exact correspondence of settings to cable length. With good cable quality and a fully DVIcompliant source, cable lengths of 20m are achievable at UXGA.
- The LBW bits correspond to the clock recovery PLL bandwidth. DVI-compliant transmitters are best accommodated by a setting of 4MHz as dictated by the DVI 1.0 spec. Recovery of data from non DVIcompliant transmitters is often better when the bandwidth is set to a higher value. Refer to Table 19 for setting information.

### **Programmable Mode I<sup>2</sup>C Registers**

The internal registers are used as shown in Table 18. The  $I^2C$  Device Address for Sil 1161 is 0x76.

The registers are set to their default values when the PD# pin is driven LOW (as well as when the MODE pin is set to HIGH). If the design does not provide a means of explicitly controlling the PD# signal, an RC circuit should be attached to the PD# pin to ensure that the I2C logic is reset properly at powerup. Refer to "Programmable Mode Reset Recommendations" on Page 31 for information.



### **Table 18. Internal I<sup>2</sup>C Registers**

**Notes** 

1. All values are Bit 7 [msb] and Bit 0 [lsb].

2. RW (or unmarked) indicates a read/write field. RO indicates a read-only field.

3. RSVD registers should not be accessed. RSVD bits or fields should be written as 0 when writing other bits in the register.







### **Voltage Ripple Regulation**

The power supply to VCC pins is very important to the proper operation of the receiver chips. Two examples of regulators are shown in Figure 23 and Figure 24.









Decoupling and bypass capacitors are also involved with power supply connections, as described in detail in Figure 26.



### **Figure 24. Voltage Regulation using LM317**

For the purposes of efficient power supply design, the relative power consumption of each of the power planes can be estimated as follows as a percentage of total chip power consumption.

- AVCC: 30-35%
- DVCC: 30-40%
- **PVCC: 10-15%**
- OVCC: 20-40%

The power consumed by the OVCC power plane shows greater range than the others because of the variety of loading possibilities. PVCC is the power plane that is most sensitive to excessive noise, but noise on this plane can be controlled relatively easily due to the limited power consumed.

### **Decoupling Capacitors**

Designers should include decoupling and bypass capacitors at each power pin in the layout. These are shown schematically in Figure 26. Place these components as closely as possible to the PanelLink device pins, and avoid routing through vias if possible, as shown in Figure 25, which is representative of the various types of power pins on the receiver.



**Figure 25. Decoupling and Bypass Capacitor Placement** 







#### **Figure 26. Decoupling and Bypass Schematic**

The values shown in Table 20 are recommendations for noise suppression in the 1-2MHz range that should be adjusted according to the noise characteristics of the specific board-level design. Pins in one group (such as OVCC) may share L1 and C3, each pin having C1 and C2 placed as close to the pin as possible. This filter circuit should be placed on planes where power supply ripple could exceed the VCC noise specification.

#### **Table 20. Recommended Components for 1-2MHz Noise Suppression**



The PLL circuit that is powered from PVCC is more sensitive to noise in the 100-200kHz range. If the power supply is prone to generation of noise in this range in excess of the  $PV_{CCN}$  specification, the component values shown in Table 21 should be used on the PVCC plane.

#### **Table 21. Recommended Components for 100-200kHz Noise Suppression on PVCC**



### **Series Damping Resistors on Outputs**

Small (~22 ohms) series resistors are effective in lowering the data-related emissions and reducing reflections. Series resistors should be placed close to the output pins on the receiver chip, as shown in Figure 27.









### **Receiver Layout**

The receiver chip should be placed as close as possible to the input connector that carries the TMDS signals. For a system using the industry-standard DVI connector (see http://www.ddwg.org), the differential lines should be routed as directly as possible from connector to receiver. Differential pair length is not critical but ideally should be less than 10cm.

PanelLink devices are tolerant of skews between differential pairs, so spiral skew compensation for path length differences is not required. However, each conductor of the differential pair should be routed together with equal trace lengths. Vias should be avoided, but if used they should be placed on both signal lines of the differential pair in a way that gives both lines equivalent reflection characteristics. Figure 28 illustrates acceptable routing practices for TMDS signals from a DVI connector, while Figure 29 shows an example of actual trace routing.



**Figure 28. General Signal Routing Recommendations** 



**Figure 29. Signal Trace Routing Example** 



### **PCB Ground Planes**

All ground pins on the device should be connected to the same, contiguous ground plane in the PCB. This helps to avoid ground loops and inductances from one ground plane segment to another. Such low-inductance ground paths are critical for return currents, which affect EMI performance. The entire ground plane surrounding the PanelLink receiver should be one piece, and include the ground vias for the DVI connector.

As defined in the DVI 1.0 Specification, the impedance of the traces between the connector and the receiver should be 100Ω differentially, and close to 50Ω single-ended. The 100Ω requirement is to best match the differential impedance of the cable and connectors, to prevent reflections. The common mode currents are very small on the TMDS interface, so differential impedance is more important than single-ended.

### **Staggered Outputs and Two Pixels per Clock**

PanelLink receivers offer two features that can minimize the switching effects of the high-speed output data bus: two pixels per clock mode and staggered outputs.

The receiver can output one or two pixels in each output clock cycle. By widening the bus to two pixels per clock whenever possible, the clock speed is halved and the switching period of the data signals themselves is twice as long as in one pixel per clock mode. Typically, SXGA-resolution and above LCD panels expect to be connected with a 36-bit or 48-bit bus, two pixels per clock. Most XGA-resolution and below LCD panels use an 18- to 24-bit one pixel per clock interface.

When in two pixel per clock mode, the STAG\_OUT# pin on receivers provides an additional means of reducing simultaneous switching activity. When enabled (STAG OUT# = Low), only half of the output data pins switch together. The other half are switched one quarter clock cycle later. Note that both pixel buses use the same clock. Therefore, the staggered bus will have one quarter clock cycle less setup time to the clock, and one quarter clock cycle more hold time. Board designers driving into another clocked chip should take this into account in their timing analysis.

Silicon Image recommends the use of STAG\_OUT# and the two pixels per clock mode whenever possible.

### **Adjusting Output Timings for Loading**

If not using the  $I^2C$  drive strength programmability, the SiI 1161 can be made to accommodate different output loads by adding external capacitance. Refer to Figure 3 for an illustration of the loading requirements on DE and ODCK.







### **Packaging**

### **Thermal Design Options**

The SiI 1161 is packaged in a thermally enhanced 100 pin TQFP with an exposed metal pad (6.5mmx 6.5mm) on the package for improved thermal dissipation. With the worst-case power consumption and heat dissipation of the Sil 1161, its exposed thermal pad requires soldering to the PCB. When operating below the maximum speed of the SiI 1161, or in an environment with a maximum ambient lower than 70ºC, it may not be necessary to solder the ePad to the PCB. The board designer should calculate the application-specific thermal resistance and maximum resulting junction temperature.

**Important:** Do **not** place any vias or exposed signal traces beneath the exposed thermal metal pad of the Sil 1161 on the PCB.

Additional specific guidelines for design of the thermal pad, the solder mask, etc. are on page 39.

### **ePad Enhancement**

The Sil 1161 is packaged in a 100-pin TQFP package with ePad. The ePad dimensions are shown in Figure 30.



### **ePad Dimensions**



All dimensions are in millimeters.

ePad is centered on the package center lines.

Silicon Image recommends that the ePad be electrically grounded on the PCB. **The ePad must not be electrically connected to any other voltage level except ground (GND).** 

A clearance of at least 0.25mm should be designed on the PCB between the edge of the ePad and the inner edges of the lead pads to avoid any electrical shorts.

### **Figure 30. ePad Diagram**

The thermal land area on the PCB may use thermal vias to improve heat removal from the package. These thermal vias can double as ground connections, attaching internally in the PCB to the ground plane. An array of vias should be designed into the PCB beneath the package. For optimum thermal performance, it is recommended that the via diameter should be 12 to 13 mils (0.30 to 0.33mm) and the via barrel should be plated with 1 ounce copper to plug the via. This is desirable to avoid any solder wicking inside the via during the soldering process, which may result in voids in solder between the exposed pad and the thermal land. If the copper plating does not plug the vias, the thermal vias can be 'tented' with solder mask on the top surface of the PCB to avoid solder wicking inside the via during assembly. The solder mask diameter should be at least 4 mils (0.1mm) larger than the via diameter.

Package stand-off is also a consideration. For a nominal stand-off of 0.1mm (see Figure 32, dimension 'A1'), the stencil thickness of 5 to 8 mils should provide a good solder joint between the ePad and the thermal land. The aperture opening should be subdivided into an array of smaller openings.





### **Application-Specific Thermal Calculations**

The junction temperature of the silicon is the limiting factor to the performance of this device. Junction temperature may be calculated as shown in Equation 1, where the input factors are:

T<sub>A</sub> Ambient temperature.

ΘJA Junction-to-Ambient thermal resistance (see page 3).

 $V_{CC}$  Power supply voltage (see page 3).

 $I_{CC}$  Power supply current (see page 4).

 $T_J$  must not exceed the limit shown in the Absolute Maximum specifications on page 3

 $T_J = T_A + \theta_{JA} \times V_{CC} \times I_{CC}$ 

#### **Equation 1. Junction Temperature Calculation**

The temperature rise, from ambient to junction (Figure 31), is a function of the power demanded by the operation of the device, and the thermal resistance of the device. Power consumption is a function of the pixel frequency. Thermal resistance is a function of the soldered use of the package's ePad.



**Figure 31. Temperature Rise with Frequency and ePad** 





### **Dimensions and Marking**

100-pin TQFP Package Dimensions and Marking Specification



#### **JEDEC Package Code MS026-AED-HD**



Dimensions in millimeters.

Overall thickness A=A1+A2.





#### **Figure 32. Package Diagram**

Note: The marking specification for the SiI-1161 was updated January 1, 2004. Please refer to Product Change Notice (Sil-PC-0044) "Marking standard for 1161 and 1151", for information on Sil-1161 parts manufactured prior to December 31, 2003. SiI-PC-0044 covers parts with Date Codes of 0301 through 0352.

### **Ordering Information**

Standard Part Number: Sil 1161CT100

Pb-free Part Number: Sil 1161CTU ('U' designates universal lead-free packaging)

Note: All Silicon Image Pb-free (Universal) packages are also rated for the standard Sn/Pb reflow process. Please refer to the document (Sil-CM-0058) "Reflow Temperature Profile of Standard Leaded and Lead-free or Green Packages", for more details.





© 2004, 2005 Silicon Image. Inc.

**Ford** PanelLink®

**Silicon Image, Inc.** Tel: (408) 616-4000 1060 E. Arques Avenue Sunnyvale, CA 94085 USA

Fax: (408) 830-9530 E-mail: salessupport@siimage.com Web:www.siliconimage.com

