

## 100310 Low Skew 2:8 Differential Clock Driver

### General Description

The 100310 is a low skew 8-bit differential clock driver which is designed to select between two separate differential clock inputs. The low output to output skew (< 50 ps) is maintained for either clock input. A LOW on the select pin (SEL) selects CLKINA,  $\overline{\text{CLKINA}}$  and a HIGH on the SEL pin selects the CLKINB,  $\overline{\text{CLKINB}}$  inputs.


The 100310 is ideal for those applications that need the ability to freely select between two clocks, or to maintain the ability to switch to an alternate or backup clock should a problem arise with the primary clock source.

A  $V_{\text{BB}}$  output is provided for single-ended operation.

### Features

- Low output to output skew
- Differential inputs and outputs
- Allows multiplexing between two clock inputs
- Voltage compensated operating range: -4.2V to -5.7V

### Ordering Code: Logic Symbol




Pin Names	Description
CLKIN <sub>n</sub> , $\overline{\text{CLKIN}}_n$	Differential Clock Inputs
SEL	Select
CLK <sub>0-7</sub> , $\overline{\text{CLK}}_{0-8}$	Differential Clock Outputs
$V_{\text{BB}}$	$V_{\text{BB}}$ Output
NC	No Connect

## Truth Table

CLKINA	$\overline{\text{CLKINA}}$	CLKINB	$\overline{\text{CLKINB}}$	SEL	CLK <sub>n</sub>	$\overline{\text{CLK}}_n$
H	L	X	X	L	H	L
L	H	X	X	L	L	H
X	X	H	L	H	H	L
X	X	L	H	H	L	H

## Connection Diagram



## Absolute Maximum Ratings (Note 1)

Above which the useful life may be impaired	
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
Maximum Junction Temperature ( $T_J$ )	
Plastic	+150°C
Pin Potential to Ground Pin ( $V_{EE}$ )	-7.0V to +0.5V
Input Voltage (DC)	$V_{EE}$ to +0.5V
Output Current (DC Output HIGH)	-50 mA
ESD (Note 2)	≥2000V

## Recommended Operating Conditions

Case Temperature ( $T_C$ )	
Commercial	0°C to +85°C
Industrial	-40°C to +85°C
Supply Voltage ( $V_{EE}$ )	-5.7V to -4.2V

**Note 1:** Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** ESD testing conforms to MIL-STD-883, Method 3015.

## Commercial Version DC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = 0^\circ C$  to  $+85^\circ C$  (Note 3)

Symbol	Parameter	Min	Typ	Max	Units	Conditions	
$V_{OH}$	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH}$ (Max) or $V_{IL}$ (Min)	Loading with 50Ω to -2.0V
$V_{OL}$	Output LOW Voltage	-1830	-1705	-1620	mV		
$V_{OHC}$	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$ or $V_{IL}$ (Max)	Loading with 50Ω to -2.0V
$V_{OLC}$	Output LOW Voltage			-1610	mV		
$V_{BB}$	Output Reference Voltage	-1380	-1320	-1260	mV	$I_{VBB} = -250 \mu A$	
$V_{DIFF}$	Input Voltage Differential	150			mV	Required for Full Output Swing	
$V_{CM}$	Common Mode Voltage	$V_{CC} - 2.0$		$V_{CC} - 0.5$	V		
$V_{IH}$	Input High Voltage	-1165		-870	mV	Guaranteed HIGH Signal for All Inputs	
$V_{IL}$	Input Low Voltage	-1830		-1475	mV	Guaranteed LOW Signal for All Inputs	
$I_{IL}$	Input LOW Current	0.50			μA	$V_{IN} = V_{IL}$ (Min)	
$I_{IH}$	Input HIGH Current			240	μA	$V_{IN} = V_{IH}$ (Max)	
$I_{CBO}$	Input Leakage Current	-10			μA	$V_{IN} = V_{EE}$	
$I_{EE}$	Power Supply Current	-100		-40	mA	Inputs Open	

**Note 3:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$			$T_C = +25^\circ C$			$T_C = +85^\circ C$			Units	Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
$f_{MAX}$	Max Toggle Frequency											
	CLKIN A/B to $Q_n$	750			750			750			MHz	
	SEL to $Q_n$	575			575			575			MHz	
$t_{PLH}$	Propagation Delay,											
$t_{PHL}$	CLKIN <sub>n</sub> to CLK <sub>n</sub>											
	Differential	0.80	0.90	1.00	0.82	0.92	1.02	0.89	1.01	1.09	ns	Figure 3
	Single-Ended	0.80	0.96	1.20	0.82	0.98	1.22	0.89	1.06	1.29		
$t_{PLH}$	Propagation Delay,	0.75	0.99	1.20	0.80	1.02	1.25	0.85	1.10	1.35	ns	Figure 2
$t_{PHL}$	SEL to Output											
$t_{PS}$	LH-HL Skew		10	30		10	30		10	30		(Notes 4, 7)
$t_{OSLH}$	Gate-Gate Skew LH		20	30		20	50		20	50		(Notes 5, 7)
$t_{OSHL}$	Gate-Gate Skew HL		20	50		20	50		20	50		(Notes 5, 7)
$t_{OST}$	Gate-Gate LH-HL Skew		30	60		30	60		30	60		(Notes 6, 7)
$t_s$	Setup Time	300			300			300			ps	
	SEL to CLKIN <sub>n</sub>											

## AC Electrical Characteristics (Continued)

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = 0^\circ C$			$T_C = +25^\circ C$			$T_C = +85^\circ C$			Units	Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
$t_H$	Setup Time SEL to CLKIN <sub>n</sub>	0			0			0			ps	
$t_{TLH}$	Transition Time	275	510	750	275	500	750	275	480	750	ps	Figure 4
$t_{THL}$	20% to 80%, 80% to 20%											

**Note 4:**  $t_{PS}$  describes opposite edge skews, i.e. the difference between the delay of a differential output signal pair's low to high and high to low propagation delays. With differential signal pairs, a low to high or high to low transition is defined as the transition of the true output or input pin.

**Note 5:**  $t_{OSLH}$  describes in-phase gate-to-gate differential propagation skews with all differential outputs going low to high;  $t_{OSHL}$  describes the same conditions except with the outputs going high to low.

**Note 6:**  $t_{OST}$  describes the maximum worst case difference in any of the  $t_{PS}$ ,  $t_{OSLH}$  or  $t_{OST}$  delay paths combined.

**Note 7:** The skew specifications pertain to differential I/O paths.

## Industrial Version DC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$  (Note 8)

Symbol	Parameter	$T_C = -40^\circ C$		$T_C = 0^\circ C$ to $+85^\circ C$		Units	Conditions	
		Min	Max	Min	Max			
$V_{OH}$	Output HIGH Voltage	-1085	-870	-1025	-870	mV	$V_{IN} = V_{IH}$ (Max) or $V_{IL}$ (Min)	Loading with 50 $\Omega$ to -2.0V
$V_{OL}$	Output LOW Voltage	-1830	-1575	-1830	-1620	mV		
$V_{OHC}$	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH}$ or $V_{IL}$ (Min)	Loading with 50 $\Omega$ to -2.0V
$V_{OLC}$	Output LOW Voltage		-1565		-1610	mV		
$V_{BB}$	Output Reference Voltage	-1395	-1255	-1380	-1260	mV	$I_{VBB} = -250 \mu A$	
$V_{DIFF}$	Input Voltage Differential	150		150		mV	Required for Full Output Swing	
$V_{CM}$	Common Mode Voltage	$V_{CC} - 2.0$	$V_{CC} - 0.5$	$V_{CC} - 2.0$	$V_{CC} - 0.5$	V		
$V_{IH}$	Input High Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for All Inputs	
$V_{IL}$	Input Low Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs	
$I_{IL}$	Input LOW Current	0.50		0.50		$\mu A$	$V_{IN} = V_{IL}$ (Min)	
$I_{IH}$	Input HIGH Current		240		240	$\mu A$	$V_{IN} = V_{IH}$ (Max)	
$I_{CBO}$	Input Leakage Current	-10		-10		$\mu A$	$V_{IN} = V_{EE}$	
$I_{EE}$	Power Supply Current	-100	-40	-100	-40	mA	Inputs Open	

**Note 8:** The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

## AC Electrical Characteristics

$V_{EE} = -4.2V$  to  $-5.7V$ ,  $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_C = -40^\circ C$			$T_C = +25^\circ C$			$T_C = +85^\circ C$			Units	Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
$f_{MAX}$	Max Toggle Frequency											
	CLKIN A/B to $Q_n$	750			750			750			MHz	
	SEL to $Q_n$	575			575			575			MHz	
$t_{PLH}$	Propagation Delay, CLKIN <sub>n</sub> to CLK <sub>n</sub>											
$t_{PHL}$	Differential	0.78	0.88	0.98	0.82	0.92	1.02	0.89	1.01	1.09	ns	Figure 3
	Single-Ended	0.78	0.95	1.18	0.82	0.98	1.22	0.89	1.06	1.29		
$t_{PLH}$	Propagation Delay	0.70 0.99 1.20			0.80 1.02 1.25			0.85 1.10 1.35			ns	Figure 2
$t_{PHL}$	SEL to Output											
$t_{PS}$	LH-HL Skew	10 30			10 30			10 30			ps	(Notes 4, 7)
$t_{OSLH}$	Gate-Gate Skew LH	20 50			20 50			20 50			ps	(Notes 5, 7)
$t_{OSHL}$	Gate-Gate Skew HL	20 50			20 50			20 50			ps	(Notes 5, 7)
$t_{OST}$	Gate-Gate LH-HL Skew	30 60			30 60			30 60			ps	(Notes 6, 7)
$t_s$	Setup Time SEL to CLKIN <sub>n</sub>	300			300			300			ps	
$t_H$	Setup Time SEL to CLKIN <sub>n</sub>	0			0			0			ps	
$t_{TLH}$	Transition Time	275	510	750	275	500	750	275	480	750	ps	Figure 4
$t_{THL}$	20% to 80%, 80% to 20%											


**Note 9:**  $t_{PS}$  describes opposite edge skews, i.e. the difference between the delay of a differential output signal pair's low to high and high to low propagation delays. With differential signal pairs, a low to high or high to low transition is defined as the transition of the true output or input pin.

**Note 10:**  $t_{OSLH}$  describes in-phase gate-to-gate differential propagation skews with all differential outputs going low to high;  $t_{OSHL}$  describes the same conditions except with the outputs going high to low.

**Note 11:**  $t_{OST}$  describes the maximum worst case difference in any of the  $t_{PS}$ ,  $t_{OSLH}$  or  $t_{OST}$  delay paths combined.

**Note 12:** The skew specifications pertain to differential I/O paths.

## Test Circuit



**Note 13:** Shown for testing CLKIN to CLK1 in the differential mode.

**Note 14:** L1, L2, L3 and L4 = equal length 50Ω impedance lines.

**Note 15:** All unused inputs and outputs are loaded with 50Ω in parallel with  $\leq 3$  pF to GND.

**Note 16:** Scope should have 50Ω input terminator internally.

**FIGURE 1. AC Test Circuit**

## Switching Waveforms




FIGURE 2. Propagation Delay, SEL to Outputs




FIGURE 3. Propagation Delay, CLKIN/ $\overline{\text{CLKIN}}$  to Outputs






FIGURE 4. Transition Times

## Ordering Information


The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



DS010943-7



**Physical Dimensions** inches (millimeters) unless otherwise noted



**28-Lead Plastic Chip Carrier (Q)  
Package Number V28A**

V28A (REV K)

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation  
Americas  
Customer Response Center  
Tel: 1-888-522-5372

Fairchild Semiconductor Europe  
Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 8 141-35-0  
English Tel: +44 (0) 1 793-85-68-56  
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd.  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: +852 2737-7200  
Fax: +852 2314-0061

National Semiconductor Japan Ltd.  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6179

www.fairchildsemi.com