

CDx4HC00 Quadruple 2-Input NAND Gates

1 Features

- **Buffered** inputs
- Wide operating voltage range: 2 V to 6 V
- Wide operating temperature range: -55°C to +125°C
- Supports fanout up to 10 LSTTL loads
- Significant power reduction compared to LSTTL logic ICs

2 Applications

- Alarm / tamper detect circuit •
- S-R latch


3 Description

This device contains four independent 2-input NAND gates. Each gate performs the Boolean function $Y = \overline{A \bullet B}$ in positive logic.

Device Information

		-				
PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)				
CD74HC00D	SOIC (14)	8.65 mm × 3.90 mm				
CD74HC00N	PDIP (14)	19.30 mm × 6.40 mm				
CD54HC00J	CDIP (14)	19.94 mm × 7.62 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.










Table of Contents

1 Features		1
2 Application	าร	1
3 Description	n	1
4 Revision H	listory	2
5 Pin Configu	uration and Functions	3
Pin Functio	ns	3
	ons	
6.1 Absolut	e Maximum Ratings	4
6.2 ESD Ra	atings	4
	mended Operating Condition	
6.4 Therma	al Information	5
6.5 Electric	al Characteristics	5
6.6 Switchir	ng Characteristics	6
6.7 Operati	ng Characteristics	6
6.8 Typical	Characteristics	<mark>6</mark>
7 Parameter	Measurement Information.	7
	escription	
8.1 Overvie	ew	8
	nal Block Diagram	
8.3 Balance	ed CMOS Push-Pull Outputs	8

8.4 Standard CMOS Inputs	8
8.5 Clamp Diode Structure	
8.6 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 Receiving Notification of Documentation Updates.	
12.3 Support Resources	
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	
12.6 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	15
	-

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision C (September 2003) to Revision D (January 2021)	Page
•	Updated to new data sheet format	1
•	HCT device moved to new data sheet (SCHS398)	1
•	$R_{\theta JA}$ increased for the D package from 86 to 133.6 °C/W and decreased for the N package from 80 to 69 °C/W	



5 Pin Configuration and Functions




Figure 5-1. D, N, or J Package 14-Pin SOIC, PDIP, or CDIP Top View

Pin Functions

	PIN	1/0	DESCRIPTION					
NAME NO.		- I/O	DESCRIPTION					
1A	1	Input	Channel 1, Input A					
1B	2	Input	Channel 1, Input B					
1Y	3	Output	Channel 1, Output Y					
2A	4	Input	Channel 2, Input A					
2B	5	Input	Channel 2, Input B					
2Y	6	Output	Channel 2, Output Y					
GND	7	_	Ground					
3Y	8	Output	Channel 3, Output Y					
3A	9	Input	Channel 3, Input A					
3B	10	Input	Channel 3, Input B					
4Y	11	Output	Channel 4, Output Y					
4A	12	Input	Channel 4, Input A					
4B	13	Input	Channel 4, Input B					
V _{CC}	14	_	Positive Supply					



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	Input clamp current ⁽²⁾ $V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA
I _{OK}	Output clamp current ⁽²⁾	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V		±20	mA
I _O	Continuous output current	$V_{\rm O}$ > -0.5 V or $V_{\rm O}$ < $V_{\rm CC}$ + 0.5 V		±25	mA
	Continuous current through V_{CC} or GND			±50	mA
т	Junction temperature ⁽³⁾	Plastic package		150	°C
IJ		Hermetic package or die		175	C
	Lead temperature (soldering 10s)	SOIC - lead tips only		300	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) Guaranteed by design.

6.2 ESD Ratings

			VALUE	UNIT
CD74HC00	IN D (SOIC) PACKAGE			
	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2000	M
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		2	·	6	V
		V _{CC} = 2 V	1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			
		V _{CC} = 6 V	4.2			
		V _{CC} = 2 V			0.5	
VIL	Low-level input voltage	V _{CC} = 4.5 V			1.35	
		V _{CC} = 6 V			1.8	
VI	Input voltage		0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	V
		V _{CC} = 2 V			1000	
tt	Input transition time	V _{CC} = 4.5 V			500	ns
		V _{CC} = 6 V			400	



over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T _A	Operating free-air temperature	-55		125	°C

6.4 Thermal Information

		CD74	CD74HC00						
	THERMAL METRIC ⁽¹⁾	N (PDIP)	D (SOIC)	UNIT					
		14 PINS	14 PINS						
R _{0JA}	Junction-to-ambient thermal resistance	69.5	133.6	°C/W					
R _{0JC(top)}	Junction-to-case (top) thermal resistance	57.6	89.0	°C/W					
R _{θJB}	Junction-to-board thermal resistance	49.3	89.5	°C/W					
Ψ_{JT}	Junction-to-top characterization parameter	37.6	45.5	°C/W					
Ψ_{JB}	Junction-to-board characterization parameter	49.1	89.1	°C/W					
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W					

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25^{\circ}C$ (unless otherwise noted).

						Operating free-air temperature (T _A)														
P	PARAMETER	METER TEST CONDITIONS		Vcc		25°C		-40 °	°C to 85	°C	–55°C to 125°C			UNIT						
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX							
				2 V	1.9			1.9			1.9									
			Ι _{ΟΗ} = –20 μΑ	4.5 V	4.4			4.4			4.4									
	High-level	V _I = V _{IH} or		6 V	5.9			5.9			5.9									
V _{OH}	output voltage	VIL	I _{OH} = –4 mA	4.5 V	3.98			3.84			3.7			V						
			I _{OH} = -5.2 mA	6 V	5.48			5.34			5.2									
		I _C	Ι _{ΟL} = 2 μΑ							2 V			0.1			0.1			0.1	
				I _{OL} = 20 uA	4.5 V			0.1			0.1			0.1						
V _{OL}	Low-level output		Pr. 1	6 V			0.1			0.1			0.1	V						
	voltage	VIL	I _{OL} = 4 mA	4.5 V			0.26			0.33			0.4	-						
						I _{OL} = 5.2 mA	6 V			0.26			0.33			0.4				
I _I	Input leakage current	$V_I = V_{CC}$ or	GND	6 V			±0.1			±1			±1	μA						
I _{CC}	Supply current	V _I = V _{CC} or GND	I _O = 0	6 V			2			20			40	μA						
Ci	Input capacitance			5 V			10			10			10	pF						



6.6 Switching Characteristics

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

				TEST			Operating f			ng free-air temperature (T _A)					
	PARAMETER	FROM	то	CONDITIO	Vcc		25°C		-40°	C to 8	5°C	–55°0	C to 12	25°C	UNIT
				NS	8	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
					2 V			90			115			135	
+	Dranagation dolay	A or B	Y		4.5 V			18			23			27	ns
t _{pd}	Propagation delay				6 V			15			20			23	115
		A or B	Y	C _L = 15 pF	5 V		7								
					2 V			75			95	18		110	
tt	Transition-time	ransition-time	Y C _L = 50 p	C _L = 50 pF	4.5 V			15			19			22	ns
					6 V			13			16			19	


6.7 Operating Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	ТҮР	MAX	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	5 V		25		pF

6.8 Typical Characteristics

T_A = 25°C






7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_t < 6 ns.

For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



⁽¹⁾ The greater between t_r and t_f is the same as t_t .

Figure 7-3. Voltage Waveforms, Input and Output Transition Times



8 Detailed Description

8.1 Overview

This device contains four independent 2-input NAND gates. Each gate performs the Boolean function $Y = \overline{A \bullet B}$ in positive logic.

8.2 Functional Block Diagram




Figure 8-1. Logic Diagram (Positive Logic) for the CD74HC00

8.3 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

8.4 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in Implications of Slow or Floating CMOS Inputs.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors, however a 10-k Ω resistor is recommended and will typically meet all requirements.

8.5 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Electrical Placement of Clamping Diodes for Each Input and Output.

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.






Figure 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

8.6 Device Functional Modes

Table 8-1. Function Table									
INP	UTS	OUTPUT							
Α	В	Y							
Н	Н	L							
L	Х	Н							
Х	L	Н							

Table 8-1. Function Table



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

In this application, the CD74HC00 is used to create an SR latch. The two additional gates can be used for a second active-low SR latch, individually used for their logic function, or the inputs can be grounded and both channels left unused. This device is used to drive the tamper indicator LED and provide one bit of data to the system controller. When the tamper switch outputs LOW, the output Q becomes HIGH. This output remains HIGH until the system controller addresses the event and sends a LOW signal to the R input which returns the Q output back to LOW.

9.2 Typical Application




Figure 9-1. Typical application diagram

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the CD74HC00 plus the maximum static supply current, I_{CC} , listed in *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure not to exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the CD74HC00 plus the maximum supply current, I_{CC} , listed in *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The CD74HC00 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 50 pF.

The CD74HC00 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the high state, the



output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the CD74HC00, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The CD74HC00 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to *Feature Description* section for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal
 performance. This can be accomplished by providing short, appropriately sized traces from the CD74HC00 to
 the receiving device(s).
- Ensure the resistive load at the output is larger than (V_{CC} / I_{O(max)}) Ω. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.



4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

9.2.3 Application Curve




Figure 9-2. Application timing diagram



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




Figure 11-1. Example layout for the CD74HC00.



12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

12.1 Documentation Support

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD54HC00F	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC00F	Samples
CD54HC00F3A	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8403701CA CD54HC00F3A	Samples
CD74HC00E	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC00E	Samples
CD74HC00EE4	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC00E	Samples
CD74HC00M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC00M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

PACKAGE OPTION ADDENDUM

11-May-2023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC00, CD74HC00 :

- Catalog : CD74HC00
- Military : CD54HC00


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD74HC00M96	SOIC	D	14	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
	CD74HC00M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

1-Jul-2023



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC00M96	SOIC	D	14	2500	366.0	364.0	50.0
CD74HC00M96	SOIC	D	14	2500	367.0	367.0	38.0

TEXAS INSTRUMENTS

www.ti.com

1-Jul-2023

TUBE



- B - Alignment groove width


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CD74HC00E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC00E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC00EE4	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC00EE4	N	PDIP	14	25	506	13.97	11230	4.32

GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated