

The PE4312 is a 50 Ω , HaRPTM technology-enhanced 6-bit

wireless infrastructure and other high performance RF

This DSA is a pin-compatible upgraded version of the

RF Digital Step Attenuator (DSA) designed for use in 3G/4G

PE4302 with higher linearity, improved attenuation accuracy and faster switching speed. An integrated digital control

interface supports both serial and parallel programming of

Covering a 31.5 dB attenuation range in 0.5 dB steps, it

maintains high linearity and low power consumption from

1 MHz through 4 GHz. PE4312 also features an external negative supply option, and is offered in a 20-lead 4 × 4 mm

QFN package. In addition, no external blocking capacitors

The PE4312 is manufactured on Peregrine's UltraCMOS[®]

process, a patented variation of silicon-on-insulator (SOI)

Peregrine's HaRP[™] technology enhancements deliver high

innovative feature of the UltraCMOS[®] process, offering the performance of GaAs with the economy and integration of

linearity and excellent harmonics performance. It is an

are required if 0 VDC is present on the RF ports.

technology on a sapphire substrate.

conventional CMOS.

the attenuation, including the capability to program an initial

Product Description

attenuation state at power-up.

applications.

Product Specification

PE4312

UltraCMOS[®] RF Digital Step Attenuator 6-bit, 31.5 dB, 1 MHz–4 GHz

Features

- Attenuation: 0.5 dB steps to 31.5 dB
- Safe attenuation state transitions
- Monotonicity: 0.5 dB up to 4 GHz
- High attenuation accuracy
 - ±(0.10 + 1% x Atten) @ 1 GHz
 - ±(0.15 + 2% x Atten) @ 2.2 GHz
 - ±(0.15 + 8% x Atten) @ 4 GHz
- High linearity: +59 dBm IIP3
- Wide power supply range of 2.3–5.5V
- 1.8V control logic compatible
- 105 °C operating temperature
- Programming modes
 - Direct parallel
 - Latched parallel
 - Serial
- Unique power-up state selection
- Pin compatible to PE4302, PE4305 and PE4306

Figure 2. Package Type 20-lead 4 × 4 mm QFN



Figure 1. Functional Schematic Diagram






Table 1. Electrical Specifications @ 25 °C ($Z_s = Z_L = 50\Omega$), unless otherwise noted Normal Mode¹: $V_{DD} = 3.3V$, $V_{SS_EXT} = 0V$ or Bypass Mode²: $V_{DD} = 3.3V$, $V_{SS_EXT} = -3.3V$

| | - | | | | - | |
|--|--------------------------------------|--|----------|-------------------|--|----------------|
| Parameter | Condition | Frequency | Min | Тур | Мах | Unit |
| Operation frequency | | | 1 | | 4000 | MHz |
| Attenuation range | 0.5 dB step | | | 0–31.5 | | dB |
| Insertion loss | | 1 MHz–<1 GHz 1–2.2 GHz 2.2–4 GHz | | 1.3 1.5 2.1 | 1.5 1.8 2.3 | dB dB dB |
| Attenuation error | Any bit or bit combination | 1 MHz–1 GHz 1–<2.2 GHz 2.2–4 GHz | | | \pm (0.10 + 1% of atten setting) \pm (0.15 + 2% of atten setting) \pm (0.15 + 8% of atten setting) | dB dB dB |
| Return loss (input or output port) | | 1–2.2 GHz 2.2–4 GHz | 14 10 | 18 17 | | dB |
| Input 0.1dB compression point ³ | | 1 MHz–4 GHz | | 30 | | dBm |
| Input IP3 | Two tones at +18 dBm, 10 kHz spacing | 1950 MHz | | 59 | | dBm |
| Switching time | 50% CTRL to 90% or 10% RF | | | 500 | 800 | ns |

Notes: 1. Normal mode: single external positive supply used.
2. Bypass mode: both external positive supply and external negative supply used.
3. The input 0.1dB compression point is a linearity figure of merit. Refer to *Table 5* for the operating RF input power (50Ω).



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

| Pin # | Pin Name | Description |
|------------|---|---|
| 1 | C16 ^{3,5} | Attenuation control bit, 16 dB |
| 2 | RF1 ¹ | RF1 port (RF input) |
| 3 | Data ³ | Serial interface data input |
| 4 | Clock | Serial interface clock input |
| 5 | LE ⁴ | Latch Enable input |
| 6 | V _{DD} | Supply voltage (nominal 3.3V) |
| 7 | PUP1⁵ | Power-up selection bit 1 |
| 8 | PUP2 | Power-up selection bit 2 |
| 9 | V_{DD} | Supply voltage (nominal 3.3V) |
| 10, 11, 18 | GND | Ground |
| 12 | V _{SS_EXT} / GND ² | External $V_{\mbox{\scriptsize SS}}$ negative voltage control or ground |
| 13 | P/S | Parallel/Serial mode select |
| 14 | RF2 ¹ | RF2 port (RF output) |
| 15 | C8 | Attenuation control bit, 8 dB |
| 16 | C4 | Attenuation control bit, 4 dB |
| 17 | C2 | Attenuation control bit, 2 dB |
| 19 | C1 | Attenuation control bit, 1 dB |
| 20 | C0.5 ⁵ | Attenuation control bit, 0.5 dB |
| Pad | GND | Exposed pad: ground for proper operation |

Notes: 1. RF pins 2 and 14 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met. 2. Use V_{SS_EXT} (pin 12, refer to *Table* 3) to bypass and disable internal negative voltage generator. Connect V_{SS_EXT} (pin 12, V_{SS_EXT} = GND) to enable internal negative voltage generator.

3. Place a 10 k Ω resistor in series, as close to pin as possible to avoid frequency resonance.

4. This pin has an internal 2 M Ω resistor to internal positive digital supply.

5. This pin has an internal 200 k Ω resistor to GND.

Document No. DOC-81482-2 www.psemi.com

Table 3. Operating Ranges

| - | <u>g : tanget</u> | | _ | | |
|--|-------------------------|------|-----|---------------|------------|
| Parameter | Symbol | Min | Тур | Max | Unit |
| Normal mode ¹ | | | | | |
| Supply voltage | V _{DD} | 2.3 | | 5.5 | V |
| Supply current | I _{DD} | | 130 | 200 | μA |
| Bypass mode ² | | | | | |
| Supply voltage | V _{DD} | 2.7 | | 5.5 | V |
| Supply current | I _{DD} | | 50 | 80 | μA |
| Negative supply voltage | V _{SS_EXT} | -3.6 | | -3.2 | V |
| Negative supply current | I _{SS} | -40 | -16 | | μA |
| Normal or Bypass mode | | | | | |
| Digital input high | | 1.17 | | 3.6 | V |
| Digital input low | | -0.3 | | 0.6 | V |
| Digital input leakage ³ | | | | 20 | μA |
| RF input power, CW 1–50 MHz >50 MHz–4 GHz | P _{MAX_CW} | | | Fig. 4 +24 | dBm dBm |
| RF input power, pulsed ⁴ 1–50 MHz >50 MHz–4 GHz | P _{MAX_PULSED} | | | Fig. 4 +27 | dBm dBm |
| Operating temperature range | T _{OP} | -55 | | +105 | °C |

Notes: 1. Normal mode: connect pin 12 to GND to enable internal negative voltage generator.

2. Bypass mode: apply a negative voltage to V_{SS_EXT} (pin 12) to bypass and disable internal negative voltage generator. 3. Applies to all pins except pins 1, 5, 7 and 20. Pins 1, 7 and 20 have

3. Applies to all pins except pins 1, 5, 7 and 20. Pins 1, 7 and 20 have an internal pull-down resistor and pin 5 has an internal pull-up resistor. 4. Pulsed, 5% duty cycle of 4620 μ s period, 50 Ω .

Table 4. Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
|----------------------------|-------------------|------|------|------|
| Supply voltage | V _{DD} | -0.3 | 5.5 | V |
| Digital input voltage | V _{CTRL} | -0.3 | 3.6 | V |
| Maximum input power | P_{MAX_ABS} | | +30 | dBm |
| Storage temperature range | T _{ST} | -65 | +150 | °C |
| ESD voltage HBM*, all pins | V _{ESD} | | 1500 | V |

Note: * Human Body Model (MIL-STD-883 Method 3015)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.



Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rate specified.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Switching Frequency

The PE4312 has a maximum 25 kHz switching rate in normal mode (pin 12 = GND). A faster switching rate is available in bypass mode (pin 12 = V_{SS_EXT}). The rate at which the PE4312 can be switched is then limited to the switching time as specified in *Table 1*.

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.

Safe Attenuation State Transitions

The PE4312 features a novel architecture to provide safe transition behavior when changing attenuation states. When RF input power is applied, positive output power spikes are prevented during attenuation state changes by optimized internal timing control.

Resistor on Pin 1 & 3

A 10 k Ω resistor on the inputs to pin 1 and 3 (see *Figure 26*) will eliminate package resonance between the RF input pin and the two digital inputs. Specified attenuation error versus frequency performance is dependent upon this condition.

Moisture Sensitivity Level

The moisture sensitivity level rating for the PE4312 in the 4×4 mm QFN package is MSL1.

Spurious Performance

The typical low-frequency spurious performance of the PE4312 in normal mode is -140 dBm(pin 12 = GND). If spur-free performance is desired, the internal negative voltage generator can be disabled by applying a negative voltage to V_{SS_EXT} (pin 12).




Figure 4. Power Derating Curve for 1–50 MHz

^{©2017} Peregrine Semiconductor Corp. All rights reserved.



Parallel/Serial Selection

Either a parallel or serial interface can be used to control the PE4312. The P/S bit provides this selection, with P/S = LOW selecting the parallel interface and P/S = HIGH selecting the serial interface.

Parallel Mode Interface

The parallel interface consists of six CMOScompatible control lines that select the desired attenuation state, as shown in *Table 5*.

The parallel interface timing requirements are defined by *Figure 5* (Parallel Interface Timing Diagram), *Table 9* (Parallel Interface AC Characteristics), and switching speed (*Table 1*).

For *latched* parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per *Figure 5*) to latch the new attenuation state into the device.

For *direct* parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct Mode is ideal for manual control of the device (using hardwire, switches, or jumpers).


Table 5. Truth Table*

| P/S | C16 | C8 | C4 | C2 | C1 | C0.5 | Attenuation State |
|-----|-----|----|----|----|----|------|-------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | Reference Loss |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.5 dB |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 dB |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 2 dB |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 4 dB |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 8 dB |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 16 dB |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 31.5 dB |

Note: * Not all 64 possible combinations of C0.5-C16 are shown in table.

Serial Interface

The serial interface is a 6-bit serial-in, parallel-out shift register buffered by a transparent latch. It is controlled by three CMOS-compatible signals: Data,



The LE input controls the latch. When LE is HIGH, the latch is transparent and the contents of the serial shift register control the attenuator. When LE is brought LOW, data in the shift register is latched.

The shift register should be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data. The timing for this operation is defined by *Figure 5* (Serial Interface Timing Diagram) and *Table 8* (Serial Interface AC Characteristics).

Power-up Control Settings

The PE4312 always assumes a specifiable attenuation setting on power-up. This feature exists for both the Serial and Parallel modes of operation, and allows a known attenuation state to be established before an initial serial or parallel control word is provided.

When the attenuator powers up in Serial mode (P/S = 1), the six control bits are set to whatever data is present on the six parallel data inputs (C0.5 to C16). This allows any one of the 64 attenuation settings to be specified as the power-up state.

When the attenuator powers up in Parallel mode (P/S = 0) with LE = 0, the control bits are automatically set to one of four possible values. These four values are selected by the two power-up control bits, PUP1 and PUP2, as shown in *Table 6* (Power-Up Truth Table, Parallel Mode).

Table 6. Parallel PUP Truth Table*

| P/S | LE | PUP2 | PUP1 | Attenuation State |
|-----|----|------|------|---------------------|
| 0 | 0 | 0 | 0 | Reference Loss |
| 0 | 0 | 1 | 0 | 8 dB |
| 0 | 0 | 0 | 1 | 16 dB |
| 0 | 0 | 1 | 1 | 31.5 dB |
| 0 | 1 | Х | Х | Defined by C0.5-C16 |

Note: * Power up with LE = 1 provides normal parallel operation with C0.5-C16, and PUP1 and PUP2 are not active.





Figure 5. Serial Interface Timing Diagram




Figure 6. Parallel Interface Timing Diagram




Table 8. Serial Interface AC Characteristics

 V_{DD} = 3.3V, –55 °C < T_{A} < 105 °C, unless otherwise specified

| Symbol | Parameter | Min | Мах | Unit |
|---------------------|--|-----|-----|------|
| f _{Clk} | Serial data clock frequency* | | 10 | MHz |
| t _{CIkH} | Serial clock HIGH time | 30 | | ns |
| t _{ClkL} | Serial clock LOW time | 30 | | ns |
| t _{LESUP} | LE set-up time after last clock rising edge | 10 | | ns |
| \mathbf{t}_{LEPW} | LE minimum pulse width | 30 | | ns |
| t _{sdsup} | Serial data set-up time before clock rising edge | 10 | | ns |
| t _{sdhld} | Serial data hold time after clock rising edge | 10 | | ns |

Note: * f_{Cik} is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify f_{cik} specification

Table 7. 6-Bit Attenuator Serial Programming Register Map




Table 9. Parallel Interface AC Characteristics

 V_{DD} = 3.3V, –55 °C < T_A < 105 °C, unless otherwise specified

| Symbol | mbol Parameter | | Мах | Unit |
|--------------------|---|----|-----|------|
| t _{LEPW} | LE minimum pulse width | 10 | | ns |
| t _{PDSUP} | Data set-up time before rising edge of LE | 10 | | ns |
| t _{PDHLD} | Data hold time after falling edge of LE | 10 | | ns |



Typical Performance Data @ 25 °C and V_{DD} = 3.3V, unless otherwise noted





Figure 7. Insertion Loss vs Frequency @ Major Attenuation Steps










Figure 8. Insertion Loss vs Temperature






Figure 10. Input Return Loss vs Temperature









Typical Performance Data @ 25 °C and V_{DD} = 3.3V, unless otherwise noted





Figure 15. Actual Attenuation vs Ideal Attenuation








Figure 14. Attenuation Error vs Attenuation Setting






Figure 16. 0.5 dB Step Attenuation vs Attenuation Setting*



Note: * Monotonicity is held as long as step attenuation does not cross below – 0.5 dB.

Figure 18. IIP3 vs Frequency






Typical Performance Data @ 25 °C and V_{DD} = 3.3V, unless otherwise noted

Temperature 0.3 0.2 0.1 Attenuation Error (dB) 0 -0.1 -0.2 -0.3 -0.4 -0.5 30 5 10 15 20 25 35 0 Attenuation Setting (dB)

Figure 19. Attenuation Error @ 10 MHz vs

Figure 21. Attenuation Error @ 1 GHz vs Temperature










Figure 20. Attenuation Error @ 100 MHz vs Temperature










Evaluation Kit

The Digital Step Attenuator Evaluation Board (EVB) was designed to ease customer evaluation of the PE4312 Digital Step Attenuator. PE4312 EVB supports Direct Parallel, Latched Parallel, and Serial programming modes.

Evaluation Kit Setup

Connect the EVB with the USB dongle board and USB cable as shown in *Figure 24*.


Figure 24. Evaluation Kit



Direct Parallel Programming Procedure

Direct Parallel programming is suitable for manual operation without software programming. For manual Direct Parallel programming, position the Parallel/Serial (P/S) select switch to the Parallel (or left) position. The LE mechanical programming switch must be set to the HIGH position. Switches D1–D6 are SP3T switches that enable the user to manually program the parallel bits. When D1–D6 are toggled to the HIGH position, logic high is presented to the parallel input. When toggled to the LOW position, logic low is presented to the parallel input. Setting D1–D6 to the EXTERNAL position presents as OPEN, which is set for software programming of Latched Parallel and Serial mode. Table 5 depicts the parallel programming truth table.

Figure 25. Evaluation Board Layout



Latched Parallel Programming Procedure


For automated Latched Parallel programming, connect the USB dongle board and cable that is provided with the Evaluation Kit (EVK) from the USB port of the PC to the J1 header of the PE4312 EVB, and set the D1–D6 SP3T switches to the EXTERNAL position. Position the Parallel/ Serial (P/S) select switch to the Parallel (or left) position. The evaluation software is written to operate the DSA in Parallel mode. Ensure that the software GUI is set to Latched Parallel mode. Use the software GUI to enable the desired attenuation state. The software GUI automatically programs the DSA each time an attenuation state is enabled.

Serial Programming Procedure

For automated Serial programming, connect the USB dongle board and cable that is provided with the Evaluation Kit (EVK) from the USB port of the PC to the J1 header of the PE4312 EVB, and set the D1–D6 SP3T switches to the EXTERNAL position. Position the Parallel/Serial (P/S) select switch to the Serial (or right) position. The evaluation software is written to operate the DSA in Serial mode. Ensure that the software GUI is set to Serial mode. Use the software GUI to enable the desired attenuation state. The software GUI automatically programs the DSA each time an attenuation state is enabled.




Figure 26. Evaluation Board Schematic



Notes: 1. CAUTION: Contains parts and assemblies susceptible to damage by electrostatic discharge (ESD). 2. Install shunt connector on JP2, JP3 and JP4.



Figure 27. Package Drawing






Figure 28. Top Marking Specifications







Figure 29. Tape and Reel Drawing




Notes:

- 1. 10 sprocket hole pitch cumulative tolerance ±.02.
- 2. Camber not to exceed 1mm in 100mm.
- 3. Material: PS + C.
- 4. Ao and Bo measured as indicated.
- 5. Ko measured from a plane on the inside bottom of

the pocket to the top surface of the carrier.

6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

----▶ Tape Feed Direction -----▶



Device Orientation in Tape

Table 10. Ordering Information

| Order Code | Description | Package | Shipping Method |
|------------|--------------------------------|----------------------------|------------------|
| PE4312C-Z | PE4312 Digital step attenuator | Green 20-lead 4 × 4 mm QFN | 3000 units / T&R |
| EK4312-13 | PE4312 Evaluation kit | Evaluation kit | 1 / Box |

Sales Contact and Information

For sales and contact information please visit www.psemi.com.

<u>Advance Information</u>: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. <u>Product Specifications</u>: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

Document No. DOC-81482-2 | www.psemi.com

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com.

©2017 Peregrine Semiconductor Corp. All rights reserved.