

# Dual Downconverter with DVGA and PLL/VCO, 450 MHz to 2700 MHz

# Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)**

# <span id="page-0-0"></span>**FEATURES**

**Dual down-converter with integrated fractional-N PLL/VCO RF: 450 MHz to 2700 MHz continuous LO frequency: 450 MHz to 2900 MHz, high-side or low-side injection 43 dB gain control range Gain control with up/down and SPI Integrated RF balun for single-ended 50 Ω inputs Power supply: 3.3 and 5 V 8 mm × 8 mm, 56-lead LFCSP package**

# <span id="page-0-1"></span>**APPLICATIONS**

**Multiband/multistandard cellular base station diversity receivers**

**Wideband radio link diversity downconverters Multimode cellular extenders and picocells**

# <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [ADRF6650](http://www.analog.com/ADRF6650?doc=ADRF6650.pdf) is a highly integrated downconverter that integrates dual mixers, dual digital switched attenuators, dual digital variable gain amplifiers, a phase-locked loop (PLL), and voltage controlled oscillators (VCOs). In addition, the ADRF6650 integrates two radio frequency (RF) baluns, serial gain control (SGC) controls, and fast enable inputs for time division duplex (TDD) operation.

The on-chip RF baluns enable the ADRF6650 to support 50  $\Omega$ terminated RF inputs. The integrated passive mixer provides a highly linear downconversion for a 200 MHz, sliding, intermediate frequency (IF) window. The ADRF6650 uses broadband square wave limiting local oscillator (LO) amplifiers to achieve an RF bandwidth of 450 MHz to 2700 MHz. Unlike conventional narrow-band sine wave LO amplifier solutions, this amplifier permits the LO to be applied either above or below the RF input over an extremely wide bandwidth.

The ADRF6650 offers two alternatives for generating the differential LO input signal: internally via the on-chip fractional-N synthesizer with low phase noise VCOs, or externally via a low phase noise LO signal. The integrated PLL/VCO enables continuous LO coverage from 450 MHz to 2900 MHz. The PLL reference input supports a wide frequency range and includes integrated reference dividers before the phase frequency detector (PFD).

The ADRF6650 is fabricated using an advanced silicon-germanium (SiGe) bipolar complementary metal-oxide semiconductor (BiCMOS) process. It is available in a 56-lead, RoHS-compliant, 8 mm × 8 mm, lead frame chip scale package (LFCSP) package with an exposed pad. Performance is specified over the −40°C to +105°C maximum paddle temperature.

**Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADRF6650.pdf&product=ADRF6650&rev=A)** 

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for itsuse, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.** ©2019 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)**

# **TABLE OF CONTENTS**





# <span id="page-1-0"></span>**REVISION HISTORY**

11/2019-Revision A

# <span id="page-2-0"></span>FUNCTIONAL BLOCK DIAGRAM



# <span id="page-3-0"></span>SPECIFICATIONS

VCC\_DVGA\_A/VCC\_DVGA\_B = 5 V, remaining supplies = 3.3 V, T<sub>A</sub> = 25°C, low-side LO injection,  $f_{IF}$  = 184 MHz, internal LO, maximum gain setting, 5 V high performance settings, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.



<sup>1</sup> For details on LO output power setting, see th[e LO Generation Block](#page-23-1) section.

<sup>2</sup> For the 3.3 V DVGA supply option, see th[e Applications Information](#page-27-0) section.

 $^{\rm 3}$  Design practices for the best noise performance are discussed in th[e Applications Information](#page-27-0) section.

# <span id="page-4-0"></span>**RF INPUT TO IF OUTPUT SYSTEM SPECIFICATIONS**

VCC\_DVGA\_A/VCC\_DVGA\_B = 5 V, remaining supplies = 3.3 V, T<sub>A</sub> = 25°C, low-side LO injection,  $f_{IF}$  = 184 MHz, internal LO, maximum gain setting, 5 V high performance settings, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.





# <span id="page-5-0"></span>**GAIN CONTROL SPECIFICATIONS**

**Table 3.** 



# <span id="page-5-1"></span>**PLL/VCO SPECIFICATIONS**

VCC\_x and VCC\_DVGA\_A/VCC\_DVGA\_B = 5 V, remaining supplies = 3.3 V, T<sub>A</sub> = 25°C,  $f_{REF}$  = 122.88 MHz,  $f_{REF}$  power = 2.5 V p-p, PFD frequency ( $f_{\text{PPD}}$ ) = 30.72 MHz, charge pump current setting of 7, and loop filter bandwidth = 20 kHz, unless otherwise noted.



# Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)**



<span id="page-7-1"></span>

<sup>1</sup> Auxiliary LO output measurements are performed under daisy-chain configuration with another ADRF6650 device. Measurements are taken from the auxiliary LO output of the daisy-chained ADRF6650.

# <span id="page-7-0"></span>**DIGITAL LOGIC SPECIFICATIONS**

<span id="page-7-2"></span>**Table 5.** 



# **Serial Peripheral Interface (SPI) Timing**

#### <span id="page-8-1"></span>**Table 6.**



# **SPI Timing Diagram**

<span id="page-8-0"></span>

Figure 2. Serial Control Port Write Timing—MSB First, 16-Bit Instruction

# <span id="page-9-0"></span>ABSOLUTE MAXIMUM RATINGS

## <span id="page-9-3"></span>**Table 7.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

# <span id="page-9-1"></span>**THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Typical  $\theta_{JA}$  and  $\theta_{JC}$  are specified vs. the number of PCB layers. The use of appropriate thermal management techniques is recommended to ensure that the maximum junction temperature does not exceed the limits shown i[n Table 7.](#page-9-3) 

#### **Table 8. Thermal Resistance**



<sup>1</sup> The maximum junction temperature of 125°C cannot be exceeded. <sup>2</sup> Per JEDEC JESD51-12.

<sup>3</sup> For nonstandardized testing where the paddle of the device is directly connected to a cold plate. This approach can be useful to estimate junction

temperature when the exact paddle temperature is known in the application. <sup>4</sup> N/A means not applicable.

# <span id="page-9-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<span id="page-10-0"></span>

Figure 3. Pin Configuration







# <span id="page-12-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

VCC\_DVGA\_x = 5 V, VCCx = 3.3 V, T<sub>A</sub> = 27°C,  $f_{IF}$  = 184 MHz, internal LO, digital variable gain amplifier (DVGA) attenuation = 0 dB,  $L_{\text{TUNE}} = 1 \text{ nH}$ ,  $L_{\text{SHUNT}} = 150 \text{ nH}$ , and 25  $\Omega$  external resistors on each differential leg, 5 V high power mode, low-pass filter setting = 7, unless otherwise noted. The LO is high-side for RF frequencies lower than 1 GHz and higher than 2.5 GHz, and LO is low-side for the remaining RF frequencies. For two-tone measurements, IF output power is −4 dBm/tone and 10 MHz tone spacing, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.



Figure 6. OP1dB, Gain, and OIP3 vs. RF Frequency, Channel Comparison



Figure 7. Gain vs. IF Frequency; RF Sweep with Fixed LO,  $L_{SHUNTX} = 150$  nH



Figure 8. Gain vs. IF Frequency; RF Sweep with Fixed LO,  $L_{SHUNTX} = 47$  nH



Figure 9. OP1dB vs. IF Frequency; RF Sweep with Fixed LO



Figure 10. OIP3 vs. RF Frequency; Maximum Gain,  $L_{\text{SHUNTX}} = 150 \text{ nH}$ 



Figure 11. OIP3 vs. RF Frequency; Maximum Gain,  $L_{SHUNTX} = 47$  nH,  $IF = 368 MHz$ 



Figure 12. OIP3 vs. RF Frequency; Maximum Gain − 16 dB, L<sub>SHUNT</sub>x = 150 nH



Figure 13. OIP3 vs. RF Frequency; Maximum Gain − 16 dB, LSHUNTx = 47 nH,  $IF = 368 MHz$ 



Figure 14. OIP3 vs. IF Frequency; RF Sweep with Fixed LO, Maximum Gain,  $L_{SHUNTX} = 150$  nH



Figure 15. OIP3 vs. IF Frequency; RF Sweep with Fixed LO, Maximum Gain,  $L_{SHUNT}x = 47$  nH, IF = 368 MHz



Figure 16. HD2 and HD3 vs. RF Frequency, Maximum Gain





<span id="page-14-1"></span>

Figure 18. Noise Figure vs. RF Frequency; Maximum Gain



Figure 19. Gain vs. DVGA Attenuation Setting, RF = 2700 MHz







<span id="page-14-0"></span>Figure 21. OIP3 vs. Gain for Various LO Frequencies

# Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)**



**0 –40°C +27°C +105°C –10** LO TO IF FEEDTHROUGH (dBc) **LO TO IF FEEDTHROUGH (dBc) –20 –30 –40 –50 –60 –70** 14813-027 **650 1100 1550 2000 2450 2900 LO FREQUENCY (MHz)**









Figure 30. RF/IF 3.3 V, DVGA 5 V, and PLL/VCO 3.3 V Supply Currents vs. LO Frequency



Figure 31. IF Output Return Loss , External 25 Ω on Each Differential Leg



Figure 32. RF Input Return Loss

Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)** 

# <span id="page-17-0"></span>**PHASE-LOCKED LOOP (PLL)**

VCC\_DVGA\_x = 5 V, VCCx = 3.3 V, T<sub>A</sub> = 27°C, f<sub>PFD</sub> = 30.72 MHz, f<sub>REF</sub> = 122.88 MHz, 20 kHz loop filter, measured at the LO output, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.



Figure 33. Open-Loop VCO Phase Noise vs. Offset Frequency,  $f_{LO} = 2350$  MHz,  $f_{VCO} = 4700$  MHz



Figure 34. Open-Loop VCO Phase Noise vs. Offset Frequency, for Various VCO Frequencies, Divide by 2 Selected



Figure 35. Closed-Loop Phase Noise vs. Offset Frequency for  $f_{LO} = 1565$  MHz



Figure 36. Closed-Loop Phase Noise vs. Offset Frequency for  $f_{LO} = 1765$  MHz



Figure 37. Closed-Loop Phase Noise vs. Offset Frequency for  $f_{LO} = 2350$  MHz



Figure 38. Closed-Loop Phase Noise vs. Offset Frequency for  $f_{LO} = 2720$  MHz



Figure 39. PLL Figure of Merit (FOM) vs. LO Frequency







Figure 41. 100 Hz to 10 MHz Integrated Phase Noise vs. LO Frequency



Figure 42. Reference Spurs vs. LO Frequency,  $1 \times f_{\text{PP}}$  Offset, Daisy-Chain Measurement



Figure 43. Reference Spurs vs. LO Frequency,  $2 \times f_{\text{PFD}}$  Offset, Daisy-Chain Measurement



Figure 44. Reference Spurs vs. LO Frequency, 3 and Higher  $\times$  f $_{\text{PFD}}$  Offset, Daisy-Chain Measurement





Figure 46. LO Output Power vs. LO Frequency



Figure 47. LO Output Power vs. LO Frequency, for Various Output Power Level Settings







Figure 49. Auxiliary Output Return Loss, External LO Input Return Loss vs. LO Frequency

# <span id="page-20-0"></span>**SPURIOUS PERFORMANCE**

(N × f<sub>RF</sub>) – (M × f<sub>LO</sub>) spur measurements were made using the standard evaluation board. Mixer spurious products were measured in decibels (dB) relative to the carrier (dBc) from the IF output power level. IF = 184 MHz, and RF spur frequency is found with the formula; f<sub>RF\_SPUR</sub> = ((M × f<sub>LO</sub>) + f<sub>IF</sub>))/N. Data is shown for all spurious components greater than −115 dBc and frequencies of less than 2.7 GHz.

# **Table 10. 900 MHz Spurious Performance**



# <span id="page-21-0"></span>THEORY OF OPERATION

The ADRF6650 is a wideband, highly integrated, dual-channel downconverter ideally suited for multiple input, multiple output (MIMO) applications. Additionally, the ADRF6650 integrates an LO generation block consisting of a synthesizer and a multicore VCO with an octave range and low phase noise. The synthesizer uses a fractional-N PLL to enable continuous LO coverage from 450 MHz to 2900 MHz. The wideband frequency response and flexible frequency programming simplifies the receiver design, saves on-board space, and minimizes the need for external components.

The RF subsystem of the ADRF6650 consists of an integrated, wideband, low loss RF balun; a double balanced, passive metaloxide semiconductor field-effect transistor (MOSFET) mixer; a tunable filter; a fixed gain IF amplifier; a DVGA, and fractional synthesizer with on-chip VCO.

# <span id="page-21-1"></span>**RF BALUN**

The ADRF6650 integrates a wideband balun operating over a frequency range from 450 MHz to 2700 MHz. The RF balun offers the benefit of ease of drivability from a single-ended 50  $\Omega$ RF input, and the single-ended to differential conversion of the balun optimizes common-mode rejection. The balun uses an external compensation inductor to improve the balance for low RF frequency. See the [RF Frequency and IF Bandwidth](#page-30-0)  [Optimization](#page-30-0) section for details.

# <span id="page-21-2"></span>**MIXERS**

The output of the balun is applied to a passive mixer that commutates the RF input in accordance with the output of the LO subsystem. The passive mixer is essentially a balanced, low loss switch that adds minimum noise to the frequency translation. The only noise contribution from the mixer is due to the resistive loss of the switches, which is in the order of a few ohms.

# <span id="page-21-3"></span>**LOW-PASS FILTERS**

Because the mixer is inherently broadband and bidirectional, it is necessary to properly terminate all idler  $(M \times N \text{ product})$ frequencies generated by the mixing process. Terminating the mixer avoids the generation of unwanted intermodulation products and reduces the level of unwanted signals at the input of the IF amplifier, where high peak signal levels can compromise the compression and intermodulation performance of the system. This termination is accomplished by the addition of a programmable low-pass filter (LPF) network between the IF amplifier and the mixer and in the feedback elements in the IF amplifier. The LPF filter has programmable filter bandwidths and is tuned by switching parallel capacitances on the primary and secondary sides by writing to the LPF\_OVERRIDE register (Register 0x0300). Therefore, selecting the proper combination of LPF1\_OVERRIDE (Register 0x0300, Bits[3:1]) and LPF2\_OVERRIDE (Register 0x0300, Bits[6:4]) sets the desired bandwidth. It is recommended to set the LPF1\_OVERRIDE and LPF2\_OVERRIDE bit fields to the same value.

In addition, the input side of the LPF has a series 50  $\Omega$  resistor on each differential leg which improves the mixer termination for low RF frequencies (<1 GHz). The resistors can be bypassed by DPLX\_EN\_OVERRIDE (Register 0x0300, Bit 0).

# <span id="page-21-4"></span>**IF AMPLIFIERS**

The IF amplifier following the LPF is a fixed gain, balanced feedback design that simultaneously provides the desired gain, noise figure, and input impedance that is required to achieve the overall performance. The balanced open-collector output of the IF amplifier, with an impedance modified by the feedback within the amplifier, connects internally to the DSA stage, but requires external pull-up inductors of approximately 220 nH. It is also possible to use a tuned load to improve the filtering of unwanted mixing products but can limit the signal bandwidth for wide bandwidth applications.



Figure 50. External Pull-Up Inductor Connection

The IP3 performance can be optimized by adjusting the lowpass filter between the mixer and the IF amplifier. Further optimization can be made, via SPI control, by adjusting the IF main bias current, IFMAIN\_BIAS\_OVERRIDE (Register 0x0301, Bits[3:0]), and a linearizing optimization current, IFLIN\_BIAS\_ OVERRIDE (Register 0x0302, Bits[3:0]). The linearization current generally maintains the same IP3 for a given IF frequency but may need to be adjusted for different IF frequencies.

# <span id="page-21-5"></span>**DVGA**

The ADRF6650 integrates a differential variable gain amplifier consisting of a differential, digitally controlled passive attenuator (DSA) followed by a DVGA. The total attenuation range is 43 dB, in 1 dB steps, with the first 12 dB of attenuation provided by the DVGA and the remaining 31 dB provided by the DSA. The 12 dB of attenuation from the DVGA has less than 1 dB degradation of the ADRF6650 noise figure for the entire 12 dB range. The OIP3 also remains nearly constant over that attenuation range, as shown i[n Figure 21.](#page-14-0) The input digitally controlled binary weighted attenuator has a 31 dB range in 1 dB steps. The noise figure for this attenuator increases 1 dB for each dB of attenuation of this 31 dB attenuation range.

# **Output Impedance and Matching**

The differential output impedance of each channel of the ADRF6650 is 10  $\Omega$ . External series resistors are required to increase the output impedance for matching considerations, but reduce the maximum output power of the ADRF6650. A series resistor of 25  $\Omega$  on each differential leg of each output provides a −10 dB return loss for a 100  $\Omega$  differential load and the maximum output power.

# **Power Supply and Common Mode**

The DVGA in each channel of the ADRF6650 can be powered either at 3.3 V or 5.0 V through the VCC\_DVGA\_A and VCC\_ DVGA\_B pins. A 5.0 V supply provides increased performance, mainly in OIP3 and in OP1dB but results in increased power consumption. The current consumption of the DVGA is maintained at the same level for each power voltage (approximately 75 mA) and is controlled by DVGA\_5V\_SEL (Register 0x0103, Bit 7). If desired, the current can be reduced for lower power consumption and reduced performance. The performance mode select is controlled by DVGA\_HP\_SEL (Register 0x0104, Bit 6).

TheADRF6650 is also flexible in terms of input/output coupling. It can be ac-coupled or dc-coupled at the outputs within the specified output common-mode levels of 1.2 V to 2.8 V, depending on the supply voltage. The output commonmode voltage can be set by VCPL\_A and VCPL\_B, which allows the driving of an analog-to-digital converter (ADC) directly without external components. If no external output commonmode voltage is applied, the output common mode is  $V_{\text{CC}}/2$ .

# **Gain Control Modes**

The attenuation of the DVGA can be controlled by several different modes:

- SPI mode through a dedicated register for each channel in the main SPI.
- Up/down mode through the serial gain control 2-wire SPI port for each channel.

The mode is set by DVGA\_GAIN\_MODE (Register 0x0103, Bits[2:0]) as shown in [Table 11.](#page-22-0) The attenuation setting at any configuration can be read from the ATTEN\_READBACK\_CH1 register (Register 0x003C) and ATTEN\_READBACK\_CH2 register (Register 0x003D) for Channel A and Channel B, respectively. When the gain control mode is changed between different modes, a reset needs to be issued through DVGA\_ CH1\_RSTB (Register 0x0021, Bit 1) and DVGA\_CH2\_RSTB (Register 0x0021, Bit 0) to the Channel A DVGA and Channel B DVGA, respectively. See the description details for the DVGA\_CH1\_RSTB and DVGA\_CH2\_RSTB registers.

## <span id="page-22-0"></span>**Table 11. DVGA Gain Modes**



# **SPI Mode**

In SPI mode, the DVGA gain is controlled by DVGA\_GAIN1 (Register 0x0104, Bits[5:0]) and DVGA\_GAIN2 (Register 0x0104, Bits[5:0]), as shown i[n Table 12.](#page-22-1)

# <span id="page-22-1"></span>**Table 12. DVGA Attenuation Setting**



# **Up/Down Mode**

The up/down interface reuses the RXx\_ATT\_DATA and RXx\_ ATT\_CLK pins to control the gain. Gain is increased by a clock pulse on RXx\_ATT\_CLK (rising edges) when RXx\_ATT\_DATA is low. Gain is decreased by a clock pulse on RXx\_ATT\_CLK when RXx\_ATT\_DATA is high. Reset is detected by a rising edge latching data having one polarity with the falling edge latching the opposite polarity. Reset results in minimum gain code 111111 (binary).



Figure 51. Up/Down Data and Clock Bit Sequence

The step size is selectable via DVGA\_UPDN\_STEP (Register 0x0103, Bits[4:3]), as shown in [Table 13.](#page-22-2) The default step size is 1 dB. The gain code count rails at the top and bottom of the control range.

# <span id="page-22-2"></span>**Table 13. Up/Down Step Size**



# <span id="page-23-0"></span>**TDD OPERATION**

The ADRF6650 provides two separate pins to control the channels (enable/disable) in TDD operation. When the TDD\_A (Pin 2) and TDD\_B (Pin 13) pins are pulled low, Channel A and Channel B are active, respectively. When TDD\_A and TDD\_B are pulled high, the channels are disabled.

The ADRF6650 also provides TDD enable masks to enable/ disable certain blocks during TDD operation. The TDD enable masks select which blocks are disabled during TDD off time. The EN\_MASK register (Register 0x0102) includes the mask bits for the LO stages, the IF amplifiers, the DVGAs, and the PLL. When set to 1, the bits shown i[n Table 14](#page-23-2) disable the related block during TDD off time. The enable mask bits for the LO Stage 23, the IF amplifiers, and the DVGA disable the related block (when set to 1) when either one of the TDD\_A and TDD\_B pins is set to high. Alternatively, the LO\_STG1\_ ENB\_MASK bit (Register 0x0102, Bit 0) disables the LO stage amplifier only when both TDD\_A and TDD\_B are high. In the same manner, the PLL\_ENB\_CH12\_MASK bit (Register 0x0102, Bit 7) disables the PLL/VCO only when both TDD\_A and TDD\_B are high.

# <span id="page-23-2"></span>**Table 14. TDD Enable Mask Register (Register 0x0102)**



# <span id="page-23-1"></span>**LO GENERATION BLOCK**

The ADRF6650 supports the use of both internal and external LO signals for the mixers. The internal LO is generated by an on-chip VCO, which is tunable over a frequency range of 4000 MHz to 8000 MHz. The output of the VCO is phaselocked to an external reference clock through a fractional-N PLL that is programmable through the SPI control registers. To produce LO signals over the 450 MHz to 2900 MHz frequency range to drive the mixers, the VCO outputs passes through an output divider. Alternatively, an external signal can be used to supply the LO signals to the mixers.

# **Internal LO Mode**

For internal LO mode, the ADRF6650 uses the on-chip PLL and VCO to synthesize the frequency of the LO signal. The PLL, shown in [Figure 52,](#page-24-0) consists of a reference path, phase and frequency detector (PFD), charge pump, and a programmable integer divider with a prescaler. The reference path takes in a reference clock and divides it down by a value calculated with the R divider together with doubler bit and prescaler bit. Then the divided down reference signal passes to the PFD. The PFD compares this signal to the divided down signal from the VCO. The PFD sends an up/down signal to the charge pump if the VCO signal is slow/fast compared to the reference frequency. The charge pump sends a current pulse to the off-chip loop filter to increase or decrease the tuning voltage  $(V_{\text{TUNE}})$ .

The ADRF6650 integrates a multicore VCO covering an octave range of 4 GHz to 8 GHz. The suitable VCO is selected with the autotune functionality built in the chip. After the user determines the necessary register values, a write to the INT\_L register (Register 0x1200) initiates the autotune process.

# **LO Frequency and Dividers**

The signal originating from the VCO or the external LO inputs goes through a series of dividers before it is buffered to drive the mixer. The programmable divide by two stages divide the frequency of the incoming signal by 1, 2, 4, 8, and 16 before reaching to the mixers. The control bits (Register 0x1414, Bits[4:0]) needed to select the different LO frequency ranges are listed in [Table 15.](#page-23-3) 



# <span id="page-23-3"></span>**Table 15. Output Divide Ratio for Frequency Ranges**

# Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)**

<span id="page-24-0"></span>

# **PLL Frequency Programming**

The INT, FRAC1, FRAC2, and MOD values, in conjunction with the R counter, make it possible to generate output frequencies that are spaced by fractions of the PFD frequency (f<sub>PFD</sub>). Calculate the VCO frequency (VCOOUT) by

$$
VCOOUT = f_{PFD} \times N \tag{1}
$$

where:

VCOOUT is the output frequency of the VCO (without using the output divider).

 $f_{\text{PFD}}$  is the frequency of the phase frequency detector. N is the desired value of the feedback counter.

Calculate f<sub>PFD</sub> by

$$
f_{\text{PFD}} = \text{REF}_{\text{IN}} \times ((1+D)/(R \times (1+T))) \tag{2}
$$

where:

 $REF_{IN}$  is the reference input frequency.

D is the reference doubler bit (Register 0x120E, Bit 3). R is the preset divide ratio of the binary 7-bit programmable reference counter (1 to 255) (Register 0x120C, Bits[6:0]). T is the reference divide by 2 bit (0 or 1) (Register 0x120E, Bit 0).

N comprises

$$
N = INT + \frac{FRAC1 + \frac{FRAC2}{MOD}}{16,777,216}
$$
\n(3)

where:

INT is the 16-bit integer value (23 to 32,767 for the 4/5 prescaler, 75 to 65,535 for the 8/9 prescaler) referenced with Register 0x1201 and Register 0x1200.

FRAC1 is the 24-bit numerator of the primary modulus (0 to 16,777,215) with Register 0x1204, Register 0x1203, and Register 0x1202.

FRAC2 is the numerator of the 14-bit auxiliary modulus (0 to 16,383) with Register 0x1234, Bits[5:0] and Register 0x1233. MOD is the programmable, 14-bit auxiliary fractional modulus (2 to 16,383), referenced with Register 0x1209, Bits[5:0] and Register 0x1208.

Equation 3 results in a very fine frequency resolution with no residual frequency error. To apply this formula, take the following steps:

- 1. Calculate N by VCOOUT/f<sub>PFD</sub>. The integer value of this number forms INT.
- 2. Subtract the INT value from the full N value.
- 3. Multiply the remainder by  $2^{24}$ . The integer value of this number forms FRAC1.
- 4. Calculate MOD based on the channel spacing  $(f_{CHSP})$  by

$$
MOD = f_{PFD}/GCD(f_{PFD}, f_{CHSP})
$$
\n(4)

where:

GCD(fPFD, fCHSP) is the greatest common divider of the PFD frequency and the channel spacing frequency. f<sub>CHSP</sub> is the desired channel spacing frequency.

5. Calculate FRAC2 by the following equation:

$$
FRAC2 = (N - INT) \times 224 - FRAC1) \times MOD \tag{5}
$$

The FRAC2 and MOD fraction results in outputs with zero frequency error for channel spacings when

$$
f_{\rm PFD}/\text{GCD}(f_{\rm PFD}/f_{\rm CHSP}) < 16,383\tag{6}
$$

where:

f<sub>PFD</sub> is the frequency of the phase frequency detector. GCD is a greatest common denominator function. f<sub>CHSP</sub> is the desired channel spacing frequency.

After determining the necessary register values for PLL, also set the SD\_EN\_FRAC0 bit (Register 0x122A, Bit 4) to 1.

It is recommended to set the charge pump current to be 2.4 mA by setting the CP\_CURRENT bit (Register 0x122E, Bits[3:0]) to 7. Together with a 20 kHz loop filter, the charge pump current setting results in an optimized performance.

# **Bleed Setting**

The PFD circuitry compares the PFD and divided down VCO signals. The ADRF6650 employs a bleed circuit to put the PFD circuit in the linear operation region. The bleed circuit introduces a delay to the incoming PFD signal, indicated as PFD\_OFFSET in Equation 7. Calculate the bleed current, BICP (Register 0x122F, Bits[7:0]), from the desired PFD\_OFFSET, as shown in Equation 7.

$$
BICP = integer(round(float(I_{CP} \times PFD\_OFFSET \times
$$
  
 
$$
f_{PFD})/960)/255))
$$
 (7)

where:

I<sub>CP</sub> is the charge pump current. The recommended PFD\_OFFSET for the 20 kHz loop filter is 2 ns.

# **PLL Lock Time**

The time it takes to lock the PLL after the last register is written breaks down into two parts: VCO band calibration and loop settling.

After writing to the last register, the PLL automatically performs a VCO band calibration to choose the correct VCO band. This calibration requires approximately 200 µs. After calibration completes, the feedback action of the PLL causes the VCO to lock to the correct frequency eventually. The speed with which this lock occurs depends on the small signal settling of the loop. Settling time, after calibration, depends on the PLL loop filter bandwidth. With a 20 kHz loop filter bandwidth, the settling time is approximately 200 µs.

# **Lock Detection Control**

The ADRF6650 provides two ways of observing lock detection. Lock detection can be monitored from a dedicated register, LOCK\_DETECT (Register 0x124D, Bit 0). Lock detection can also be monitored through the dedicated LO\_LCKDT pin (Pin 23). The SD\_SM\_2 bit (Register 0x122A, Bit 1) must be set to 0 to observe lock detection.

# **Required PLL/VCO Settings and Register Write Sequence**

Configure the PLL registers accordingly to achieve the desired frequency, and the last write must be to Register 0x1200 (INT\_L). When Register 0x1200 is programmed, an internal VCO calibration initiates, which is the last step to locking the PLL. After the PLL locks, enable the buffer to the mixer via the MIX\_OE bit (Register 0x1414, Bit 7) to provide the LO signal to the mixer.

# **External LO Mode**

The external LO frequency range is 450 MHz to 2900 MHz, and the applied LO signal is fed to the mixers after passing through the divide by 1 block. To configure for external LO mode, write the following register sequenc[e Table 16](#page-26-1) and apply the differential LO signals to Pin 31 (EXT\_LO\_IN+) and Pin 32 (EXT\_LO\_IN−).

# <span id="page-26-1"></span>**Table 16. Register Settings for External LO Mode**



The EXT\_LO\_IN+ and EXT\_LO\_IN− input pins must be accoupled. When not in use, leave the EXT\_LO\_IN+ and EXT\_LO\_IN− pins unconnected.

In external LO mode of operation, the ADRF6650 consumes approximately 0.5 W less of power compared to the internal LO mode of operation.

# <span id="page-26-0"></span>**SERIAL PORT INTERFACE**

The SPI of the ADRF6650 allows the user to configure the device for specific functions or operations through a structured register space provided inside the chip. This interface provides the user with added flexibility and customization. Addresses are accessed via the serial port interface and can be written to or read from the serial port interface.

The serial port interface consists of four control lines: SCLK, SDIO, SDO, and CS. The SPI supports both 3-wire (default) and 4-wire modes of operation. Enable SDOACTIVE (Register 0x0000, Bit 4) and SDOACTIVE (Register 0x0000, Bit 3) for 4-wire mode. SCLK (serial clock) is the serial shift clock, and it synchronizes the serial interface reads and writes. SDIO is the serial data input or the serial data output depending on the instruction sent and the relative position in the timing frame. CS is an active low control that gates the read and write cycles. The falling edge of  $\overline{CS}$ , in conjunction with the rising edge of SCLK, determines the start of the frame. When CS is high, all SCLK and SDIO activity is ignored. Se[e Table 6 f](#page-8-1)or the serial timing and its definitions.

The ADRF6650 protocol consists of a read/write followed by 16 register address bits and 8 data bits. Both the address and data fields are organized with the MSB first and end with the LSB.

# **SPI and GPIO 1.8 V/3.3 V Compatibility**

The SPI and general-purpose input/output (GPIO) interfaces of the ADRF6650 provide two options for the logic voltage levels, namely 1.8 V and 3.3 V. The interfaces use 1.8 V logic levels as the default. Enable SPI\_18\_33\_SEL (Register 0x0101, Bit 0) and SPI\_1P8\_3P3\_CTRL (Register 0x1401, Bit 4) for 3.3 V-compatible logic levels. Se[e Table 5 f](#page-7-2)or the SPI and GPIO specifications.

# <span id="page-27-0"></span>APPLICATIONS INFORMATION

# <span id="page-27-1"></span>**BASIC CONNECTIONS**



Figure 53. Basic Connections Diagram





# Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)**





# <span id="page-30-0"></span>**RF FREQUENCY AND IF BANDWIDTH OPTIMIZATION**

The ADRF6650 incorporates a wideband balun at its RF inputs for each channel. The wideband balun requires a tuning inductor (LTUNEx) for optimized performance for various RF frequencies of operation. Optimized L<sub>TUNEX</sub> provides optimized gain, noise figure, and OIP3[. Table 18](#page-30-2) provides the LTUNEX values required for some of the popular RF frequency points. As shown i[n Table 18,](#page-30-2)  the lower the RF frequency, the higher the LTUNEX inductor. [Figure 54 i](#page-30-3)ncorporates the ADRF6650 RF balun and the tuning inductor.

<span id="page-30-2"></span>

<span id="page-30-3"></span>



The IF amplifier employed within the ADRF6650 requires pullup inductors tied to a 3.3 V power supply. In addition to these pull-up inductors, an IF band optimization inductor (LSHUNTX) is used for each of the channels, as shown i[n Figure 54.](#page-30-3) LSHUNTX places the center of the IF with a 200 MHz bandwidth. Complete coverage of 500 MHz IF bandwidth is achieved by shifting the 200 MHz IF window, as shown in [Figure 56.](#page-30-4) The IF band optimization inductor provides optimized gain flatness and OIP3.



<b>IF Center Frequencies</b>	
<b>IF Center</b> <b>Frequency (MHz)</b>	IF Band Optimization Inductor, $LSHUNTX$ (nH)
120	Open
180	150
270	100
360	47
35	
30	
25	
20	
GAIN (dB)	
15	
10	
5 <b>OPEN</b>	
<b>150nH</b> 47nH	
0 100 150 50	14813-055 500 200 250 300 350 400 450
IF FREQUENCY (MHz)	

<span id="page-30-4"></span>Figure 56. Centering the IF Bandwidth with  $L_{TUNE}$ *x Gain vs. IF Frequency* 

# <span id="page-30-1"></span>**IF DVGA VS. LOAD**

By design, the ADRF6650 has an output impedance of 10 Ω. The ADRF6650 is optimized to perform with external 25  $\Omega$  in each differential leg. External resistors are employed to increase the output impedance. Together with the external 25  $Ω$ , the total differential output impedance equals 60  $Ω$ . With a 100  $Ω$ differential load, the return loss is below −10 dB for a wide range of IF frequency.



Figure 57. IF Output Schematic, Channel A Output Shown

Different application circuits may require various loading conditions for the IF outputs. Therefore it is important to understand the effect of IF output loading on the performance characteristics, such as OP1dB, gain, OIP3, and OIP2.

<span id="page-31-1"></span>

Figure 60. HD2/HD3 vs. IF Frequency for Various Loads

<span id="page-31-2"></span>As mentioned previously in this section, the IF outputs are optimized for a load of 100 Ω; however, this may not be the most readily available load impedance. As a result, load vs. performance trade-offs must be considered. Us[e Figure 58](#page-31-1)  through [Figure 60 a](#page-31-2)s guides only; do not interpret them in the absolute sense. The results are obtained for one chip under nominal voltage and supply.

# <span id="page-31-0"></span>**ADC INTERFACING**

The integrated IF DVGA of the ADRF6650 provides variable and sufficient drive capability for both buffered and unbuffered ADCs. The DVGA also provides isolation between the sampling edges of the ADC and the mixer core. As result, only a selective band-pass filter is required when interfacing with an ADC.

The filter resides between the ADRF6650 and the ADC. The band-pass filter eliminates all out-of-band signals that might degrade the performance of the ADRF6650 and ADC pair. The band-pass filter center and bandwidth are selected for the specific application, that is, the topology, system requirements, signal bandwidth, ADC type, and sampling rate. The type and the order of the filter are chosen by taking into account the trade-off between the amount of rejection required and the insertion loss. In this section, a filter design is explained for a band-pass sampling use case with a step by step analysis.

Band-pass sampling is a popular way of reconstructing the information from the received signals, especially for wireless communication standards with high dynamic range requirements. Band-pass sampling relies on the idea that the sampling rate required to completely represent an analog signal is twice the highest frequency of signal bandwidth of interest. With this fact, a signal at a high IF frequency can be reconstructed by accurately placing the signal of interest to one of the Nyquist zones. To better illustrate the idea, a case for IF center frequency of 187.5 MHz with a signal bandwidth of 30 MHz is considered. To place the signal bandwidth to the first Nyquist zone, a sampling rate of 250 MSPS is adequate, which puts the center frequency of the retrieved signal to 62.5 MHz. One important consideration for the band-pass sampling is that all of the Nyquist zones fold on top of each other, which reduces the available dynamic range. To overcome excessive noise due to folding, employ a sharp antialiasing filter between the ADRF6650 and the ADC.

To determine a proper candidate for the ADC, consider the signalto-noise ratio (SNR)/spurious-free dynamic range (SFDR) and analog input bandwidth requirements. The SNR/SFDR requirements are provided for a given input power. Considering a standard LTE uplink signal with a peak-to-average power ratio (PAPR) of 8 dB to 10 dB, the average input signal power is backed off at least 10 dB from the full scale. The SNR/SFDR of the ADC at the backed off level allows a dynamic range compatible with the system requirements. The analog input specification, alternatively, must be able to cope with the high IF frequency signal (centered at 187.5 MHz). With these requirements in mind, the [AD9694 1](http://www.analog.com/AD9694?doc=ADRF6650.pdf)4-bit, 500 MSPS ADC or th[e AD6684 1](http://www.analog.com/AD6684?doc=ADRF6650.pdf)35 MHz quad IF receiver are proper candidates with an SNR of 68 dBFS and SFDR of 97 dBFS at 10 dB back-off from full scale.

The IF center frequency of the received signal (187.5 MHz) is on the second Nyquist zone for a sampling rate of 250 MSPS. The antialiasing filter provides enough rejection on other Nyquist zones so that inherent folding of the zones does not degrade the SNR and SFDR of the ADC. Considering that there

# Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)**

are RF filters (diplexer, SAW, BAW, and others) at the front end of the signal chain, the major spurious contents result from the HD2 and HD3 products of the ADRF6650. As shown in [Figure 17,](#page-14-1)  for an ADRF6650 gain of 1 dB, the HD2 and HD3 products are −60 dBc. To avoid degrading the SFDR performance of the [AD9694](http://www.analog.com/AD9694?doc=ADRF6650.pdf) o[r AD6684,](http://www.analog.com/AD6684?doc=ADRF6650.pdf) the antialiasing filter must reject the HD2 and HD3 products by  $37$  dB ( $97$  dBFS –  $60$  dBc =  $37$  dB). Considering the tolerances of the filter components, a filter with a bandwidth of 36 MHz and a rejection of at least 40 dB at second and third harmonic zones is sufficient.

When designing the band-pass filter, it is important to consider the IF output impedance of the ADRF6650 and the input impedance of the ADC. As mentioned in th[e IF DVGA vs. Load](#page-30-1) section, the ADRF6650 IF outputs have an impedance of 60  $\Omega$ (together with the external 25  $\Omega$  on each differential leg) and are optimized for a 100  $\Omega$  differential load.

[Figure 61](#page-32-1) shows a band-pass filter designed around 187.5 MHz with a bandwidth of 36 MHz[. Figure 62](#page-32-2) shows the return loss of the filter. [Figure 63](#page-32-3) shows the performance of the filter with and without the ADRF6650.



<span id="page-32-1"></span>**Table 20. Component Values for Band Pass Filter Design** 





<span id="page-32-2"></span>



<span id="page-32-3"></span>Figure 63. Standalone BPF and Normalized ADRF6650 and Band-Pass Filter Insertion Loss Response

# <span id="page-32-0"></span>**POWER MODES**

The ADRF6650 incorporates dual DVGAs that are compatible with either a 5 V or 3.3 V supply. The specifications are given under the 5 V supply condition. However, it is possible to use the DVGA with a 3.3 V supply with decreased gain and OP1dB, whereas a 3.3 V supply consumes the same amount of current, which in turn saves power consumption.

The ADRF6650 allows the user to select between two power modes for each supply voltage: high performance and low power. The 5 V high performance mode achieves the best linearity given in th[e Specifications](#page-3-0) section. Alternatively, low power mode enables power consumption savings in return of decreased linearity.

To summarize, the ADRF6650 has four power modes, as outlined in [Table 21.](#page-32-4) 

# <span id="page-32-4"></span>**Table 21. Power Mode Bit Settings**



To provide insight on the various power modes of the ADRF6650, [Figure 64](#page-33-1) t[o Figure 66](#page-33-2) display OP1dB, OIP3, and gain vs. IF frequency.



Figure 64. OP1dB vs. LO Frequency for Various Power Modes

<span id="page-33-1"></span>

Figure 65. OIP3 vs. IF Frequency for Various Power Modes,  $f_{LO} = 1800$  MHz



<span id="page-33-2"></span>Figure 66. Gain vs. IF Frequency for Various Power Modes,  $f_{LO}$  = 1800 MHz

# <span id="page-33-0"></span>**POWER SUPPLY CONFIGURATION**

The ADRF6650 employs high performance mixers, IF amplifiers, DVGAs, PLL, and VCOs. To achieve the best performance, especially in terms of spurs and phase noise, the power supply configuration must be dealt with great care.

There are three main supply domains for the ADRF6650, namely, DVGA (5 V), RF/IF (3.3 V), and PLL/VCO (3.3 V). For the best performance, each of the supply domains requires specific attention in the power supply design.

## **DVGA (5 V) Supply Domain**

DVGAs on each channel are supplied thorough the same linear regulator, taking into account the total amount of current drawn. The linear regulator must have high power supply rejection ratio (PSRR) and low noise to avoid spur injection from the supply circuitry. Another consideration is the transient response, which is important for the TDD operation. If the DVGAs are set to turn on and off during TDD cycles, the transient response of the power supply IC may affect the settling time of the ADRF6650. Take care to avoid long transient times. The [ADM7170](http://www.analog.com/ADM7170?doc=ADRF6650.pdf)[/ADM7171](http://www.analog.com/ADM7171?doc=ADRF6650.pdf) are ultralow noise, high PSRR, and fast transient response LDOs that are suitable for the DVGA (5 V) supply domain. Their fast transient response ensures that the ADRF6650 settling time is not affected by variations in supply.



Figure 67. DVGA (5 V) Supply Domain with th[e ADM7170/](http://www.analog.com/ADM7170?doc=ADRF6650.pdf)[ADM7171](http://www.analog.com/ADM7171?doc=ADRF6650.pdf)

# **RF/IF (3.3 V) Supply Domain**

The RF/IF supply domain includes all of the supplies related to RF and IF blocks within the ADRF6650, namely mixers, IF amplifiers, and LO path to the mixers. All of the RF/IF supply domain pins are supplied with the same linear regulator with beads separating each individual pin. Each pin requires its own decoupling capacitors, placed close to the pin.

The linear regulator must have high PSRR and low noise to avoid spur injection from the supply circuitry. Another consideration is the transient response, which becomes important for the TDD operation. If the RF/IF blocks are set to turn on and off during TDD cycles, transient response of the power supply IC can affect the settling time of the ADRF6650. Take care to avoid long transient times. The [ADM7170](http://www.analog.com/ADM7170?doc=ADRF6650.pdf)[/ADM7171](http://www.analog.com/ADM7171?doc=ADRF6650.pdf) are ultralow noise, high PSRR, and fast transient response LDOs that are suitable for the RF/IF (3.3 V) supply domain. Their fast transient response ensures that the ADRF6650 settling time is not affected by variations in supply.

# Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)**



Figure 68. RF/IF (3.3 V) Supply Domain with th[e ADM7170](http://www.analog.com/ADM7170?doc=ADRF6650.pdf)

Note that if the DVGA is supplied through 3.3 V, the two supply domains can be tied together to reduce the number of power supply ICs. Take care for the increased current drawn from the power supply IC when the DVGA and RF/IF supply domains are connected together.

# **PLL/VCO (3.3 V) Supply Domain**

The PLL/VCO supply domain requires specific attention, which can otherwise result in performance degradation. The ADRF6650 incorporates an ultralow noise PLL/VCO, which is sensitive to any noise and/or frequency component at the supply pins. These unwanted noise and frequency components degrade the performance of the overall system. To avoid performance degradation, th[e ADRF6650-EVALZ](https://www.analog.com/ADRF6650-EVALZ?doc=ADRF6650.pdf) evaluation board employs the PLL/VCO supply domain circuit given i[n Figure 69,](#page-34-1) which uses th[e HMC1060,](http://www.analog.com/HMC1060?doc=ADRF6650.pdf) an ultralow noise LDO with four isolated outputs. Noise performance and isolated outputs makes the [HMC1060](http://www.analog.com/HMC1060?doc=ADRF6650.pdf) the perfect solution for the PLL/VCO supply domain. For more configurability options, see the [ADRF6650-EVALZ](https://www.analog.com/ADRF6650-EVALZ?doc=ADRF6650.pdf) evaluation board user guide.



Figure 69. PLL/VCO Domain Power Supply Circuit

# <span id="page-34-1"></span><span id="page-34-0"></span>**LAYOUT**

14813-168

Careful layout of the ADRF6650 is necessary to optimize performance and minimize stray parasitics. Because the ADRF6650 supports two channels, the layout of the RF section is critical in achieving isolation between channels[. Figure 70](#page-35-0) shows the recommended layout for the RF inputs. The best layout approach is to keep the traces short and direct. In addition, for improved isolation, do not route the RF input traces in parallel to each other and spread the traces immediately after each one leaves the pins. Keep the traces as far away from each other as possible (and at an angle, if possible) to prevent cross coupling.

The input impedance of the RF inputs is 50  $\Omega$ , and the traces leading to the pin must also have a 50  $\Omega$  characteristic impedance. Terminate the unused RF inputs with a dc blocking capacitor to ground.



<span id="page-35-0"></span>Figure 70. Serial Gain Control Clock and Data Routing (Green is Top Layer, Blue is Inner Layer, Yellow is Component Placement)

The ADRF6650 incorporates a very low noise PLL/VCO, and care must be taken when designing the PCB routing around the PLL/VCO pins. It is required to place the decoupling capacitors for the supply pins as close as possible. If 0402 capacitors are used, placing all of the decoupling capacitors close to the pin becomes problematic. In such a case, place the smaller value decoupling capacitor as close as possible to the pin. It is a good practice to keep the first capacitor of the loop filter close to the CPOUT pin, and the last capacitor close to the VTUNE pin, as shown in [Figure 71.](#page-35-1) 

<span id="page-35-1"></span>

# <span id="page-36-0"></span>REGISTER MAP

# **Table 22. Register Details**





# Data Sheet **[ADRF6650](https://www.analog.com/ADRF6650?doc=ADRF5560.pdf)**



# <span id="page-39-0"></span>**REGISTER DETAILS**

**Address: 0x0000, Reset: 0x00, Name: ADI\_SPI\_CONFIG**



## **Table 23. Bit Descriptions for ADI\_SPI\_CONFIG**



# **Address: 0x0001, Reset: 0x00, Name: SPI\_CONFIG\_B**



## **Table 24. Bit Descriptions for SPI\_CONFIG\_B**



## **Address: 0x0002, Reset: 0x00, Name: DEVICE\_CONFIG**



#### **Table 25. Bit Descriptions for DEVICE\_CONFIG**



#### **Address: 0x0003, Reset: 0x00, Name: CHIP\_TYPE**



Chip Type, Read Only **[7:0] CHIPTYPE (R)**

## **Table 26. Bit Descriptions for CHIP\_TYPE**



**Address: 0x0004, Reset: 0x12, Name: Product\_ID\_1**



**[7:0] PRODUCT\_ID[7:0] (R)**<br>Product ID

**Table 27. Bit Descriptions for Product\_ID\_1**



**Address: 0x0005, Reset: 0x00, Name: Product\_ID\_2**

$$
\begin{array}{c|cccc}\n7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline\n0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline\n\end{array}
$$

**[7:0] PRODUCT\_ID[15:8] (R)**<br>Product ID

#### **Table 28. Bit Descriptions for Product\_ID\_2**



**Address: 0x000A, Reset: 0x00, Name: Scratch**

$$
\begin{array}{c|cccc}\n7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline\n0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline\n\end{array}
$$

**[7 :0] SCRAT CHPAD (R/W)**<br>Scratch Pad

**Table 29. Bit Descriptions for Scratch**



**Address: 0x000B, Reset: 0x00, Name: SPI\_Revision**

 

**[7:0] SPI\_VER (R) ————**<br>SPI Register Map Revision

**Table 30. Bit Descriptions for SPI\_Revision**



**Address: 0x000C, Reset: 0x56, Name: VENDOR\_ID\_L**

7 6 5 4 3 2 1 0<br>0 1 0 1 0 1 1 1 0

Vendor ID **[7:0] VENDOR\_ID[7:0] (R)**

#### **Table 31. Bit Descriptions for VENDOR\_ID\_L**



## **Address: 0x000D, Reset: 0x04, Name: VENDOR\_ID\_H**



**Table 32. Bit Descriptions for VENDOR\_ID\_H**



**Address: 0x0021, Reset: 0x1F, Name: BLOCK\_RESETS**



## **Table 33. Bit Descriptions for BLOCK\_RESETS**



#### **Address: 0x003C, Reset: 0x00, Name: ATTEN\_READBACK\_CH1**



Readback of the current attenuation **[ 7 :0 ] AT T EN \_READ BACK\_CH 1 ( R)**

state from Channel 1

Vendor ID

#### **Table 34. Bit Descriptions for ATTEN\_READBACK\_CH1**



## **Address: 0x003D, Reset: 0x00, Name: ATTEN\_READBACK\_CH2**



Readback of the current attenuation state from Channel 2 **[ 7 :0 ] AT T EN \_READ BACK\_CH 2 ( R)**

#### **Table 35. Bit Descriptions for ATTEN\_READBACK\_CH2**



#### **Address: 0x003E, Reset: 0x00, Name: DVGA\_TRIM\_READBACK\_CH1**

0 1 0 2 0 0 0 0 0 0 3 4 5 6 7

Readback the DVGA trim that is finally **[ 7 :0 ] D VGA\_T RIM \_READ BACK\_CH 1 ( R)** sent out to the DVGA, Channel 1 (post 3V/5V and power mode)

#### **Table 36. Bit Descriptions for DVGA\_TRIM\_READBACK\_CH1**



## **Address: 0x003F, Reset: 0x00, Name: DVGA\_TRIM\_READBACK\_CH2**

0 1 2 3 4 5 6 7 0 0 0 0 0 0 0 0

Readback the DVGA trim that is finally sent out to the DVGA, Channel 2 (post 3V/5V and power mode) **[ 7 :0 ] D VGA\_T RIM \_READ BACK\_CH 2 ( R)**

# **Table 37. Bit Descriptions for DVGA\_TRIM\_READBACK\_CH2**



# **Address: 0x0100, Reset: 0xFE, Name: TDD\_BYPASS**



#### **Table 38. Bit Descriptions for TDD\_BYPASS**



#### **Address: 0x0101, Reset: 0x38, Name: CONFIG**

#### **Table 39. Bit Descriptions for CONFIG**



# **Address: 0x0102, Reset: 0x7E, Name: EN\_MASK**



## **Table 40. Bit Descriptions for EN\_MASK**



## **Address: 0x0103, Reset: 0x80, Name: DVGA\_MODE**

# **Table 41. Bit Descriptions for DVGA\_MODE**



# **Address: 0x0104, Reset: 0x68, Name: DVGA\_GAIN1**



#### **Table 42. Bit Descriptions for DVGA\_GAIN1**



**Address: 0x0105, Reset: 0x28, Name: DVGA\_GAIN2**



## **Table 43. Bit Descriptions for DVGA\_GAIN2**



**Address: 0x0300, Reset: 0x7F, Name: LPF\_OVERRIDE**



# **Table 44. Bit Descriptions for LPF\_OVERRIDE**



# **Address: 0x0301, Reset: 0x15, Name: IFMAIN\_OVERRIDE**



Bias Adjustment Value for IF Main Amplifier Override.

## **Table 45. Bit Descriptions for IFMAIN\_OVERRIDE**



## **Address: 0x0302, Reset: 0x1F, Name: IFLIN\_OVERRIDE**



### **Table 46. Bit Descriptions for IFLIN\_OVERRIDE**



**Address: 0x0303, Reset: 0x04, Name: VGS\_OVERRIDE**



#### **Table 47. Bit Descriptions for VGS\_OVERRIDE**



## **Address: 0x0304, Reset: 0x10, Name: DVGA\_TRIM1\_LP3V\_OVERRIDE**



D VGA Channe l 1 Tr im O v e r r id e Bits fo r **[ 7 : 5 ] R ES ER V ED [ 4 : 0 ] D V G A \_T R IM \_L P \_3 V \_C H 1 \_O V ER R ID E ( R /W )** 3.3 V Low Power Operation.

## **Table 48. Bit Descriptions for DVGA\_TRIM1\_LP3V\_OVERRIDE**



## **Address: 0x0305, Reset: 0x10, Name: DVGA\_TRIM1\_HP3V\_OVERRIDE**

D VGA Channe l 1 Tr im O v e r r id e Bits fo r **[ 7 : 5 ] R ES ER V ED [ 4 : 0 ] D V G A \_T R IM \_H P \_3 V \_C H 1 \_O V ER R ID E ( R/W )** 3.3 V High Performance Operation. 0 0 0 0 1 0 0 0 0 1 2 4 5 6 7

## **Table 49. Bit Descriptions for DVGA\_TRIM1\_HP3V\_OVERRIDE**



# **Address: 0x0306, Reset: 0x10, Name: DVGA\_TRIM1\_LP5V\_OVERRIDE**

0 1 2 3 4 5 6 7 0 0 0 1 0 0 0 0

DVGA Channel 1 Trim Override Bits for 5 V Low Power Operation. **[ 7 : 5 ] R ES ER V ED [ 4 : 0 ] D V G A \_T R IM \_L P \_5 V \_C H 1 \_O V ER R ID E ( R /W )**

## **Table 50. Bit Descriptions for DVGA\_TRIM1\_LP5V\_OVERRIDE**



**Address: 0x0307, Reset: 0x10, Name: DVGA\_TRIM1\_HP5V\_OVERRIDE**



DVGA Channel 1 Trim Override Bits for **[ 7 : 5 ] R ES ER V ED [ 4 : 0 ] D V G A \_T R IM \_H P \_5 V \_C H 1 \_O V ER R ID E ( R/W )**

5 V High Performance Operation.

#### **Table 51. Bit Descriptions for DVGA\_TRIM1\_HP5V\_OVERRIDE**



## **Address: 0x0308, Reset: 0x10, Name: DVGA\_TRIM2\_LP3V\_OVERRIDE**

DVGA Channel 2 Trim Override Bits for 3.3 V Low Power Operation. 0 0 0 1 0 0 0 0 1 2 3 4 5 6 7 **[ 7 : 5 ] R ES ER V ED [ 4 : 0 ] D V G A \_T R IM \_L P \_3 V \_C H 2 \_O V ER R ID E ( R /W )**

### **Table 52. Bit Descriptions for DVGA\_TRIM2\_LP3V\_OVERRIDE**



## **Address: 0x0309, Reset: 0x10, Name: DVGA\_TRIM2\_HP3V\_OVERRIDE**



#### **Table 53. Bit Descriptions for DVGA\_TRIM2\_HP3V\_OVERRIDE**



## **Address: 0x0310, Reset: 0x00, Name: OVERRIDE\_SELECT**



#### **Table 56. Bit Descriptions for OVERRIDE\_SELECT**



## **Address: 0x1021, Reset: 0xFF, Name: BLOCK\_RESETS**



## **Table 57. Bit Descriptions for BLOCK\_RESETS**



# **Address: 0x1032, Reset: 0x02, Name: GPO1\_CONTROL**



#### **Table 58. Bit Descriptions for GPO1\_CONTROL**



#### **Address: 0x1033, Reset: 0x00, Name: GPO1\_SELECT**



Selection of Which Signal to Output from the Selected Block **[ 7 :0 ] GPO 1\_SGN L\_SEL ( R/W )**

## **Table 59. Bit Descriptions for GPO1\_SELECT**



### **Address: 0x1109, Reset: 0x0A, Name: SIG\_PATH\_9\_NORMAL**



#### **Table 60. Bit Descriptions for SIG\_PATH\_9\_NORMAL**



#### **Address: 0x1200, Reset: 0x89, Name: INT\_L**



Integer-N Word, Optionally Double Buffered. **[ 7 :0 ] IN T \_D IV[ 7 :0 ] ( R/W )**

#### **Table 61. Bit Descriptions for INT\_L**



## **Address: 0x1201, Reset: 0x01, Name: INT\_H**

#### $\overline{0}$ 0 0 0 0 0 0 1 1  $\overline{2}$ 3 4 5 6 7

Integer-N Word, Optionally Double Buffered. **[ 7 :0 ] IN T \_D IV[ 15:8 ] ( R/W )**





**Address: 0x1202, Reset: 0x00, Name: FRAC1\_L**



**[7:0] FRAC[7:0] (R/W) ——————**<br>Fractional N Word, Optionally Double Buffered

**Table 63. Bit Descriptions for FRAC1\_L**



**Address: 0x1203, Reset: 0x00, Name: FRAC1\_M**



Fractional N Word, Optionally Double Buffered

#### **Table 64. Bit Descriptions for FRAC1\_M**



**Address: 0x1204, Reset: 0x00, Name: FRAC1\_H**



Fractional N Word, Optionally Double Buffered **[ 7 :0 ] FRAC[ 23:16 ] ( R/W )**

#### **Table 65. Bit Descriptions for FRAC1\_H**



## **Address: 0x1205, Reset: 0x00, Name: SD\_PHASE\_L\_0**



**[7:0] PHASE[7:0] (R/W) —**<br>Sigma-Delta Phase Word

## **Table 66. Bit Descriptions for SD\_PHASE\_L\_0**



# **Address: 0x1206, Reset: 0x00, Name: SD\_PHASE\_M\_0**

 $\overline{0}$   $\overline{0}$  0 0 0 0 

**[7:0] PHASE[15:8] (R/W) •**<br>Sigma-Delta Phase Word

# **Table 67. Bit Descriptions for SD\_PHASE\_M\_0**



**Address: 0x1207, Reset: 0x00, Name: SD\_PHASE\_H\_0**

 

Sigma-Delta Phase Word **[7:0] PHASE[23:16] (R/W)**

#### **Table 68. Bit Descriptions for SD\_PHASE\_H\_0**



**Address: 0x1208, Reset: 0x00, Name: MOD\_L**

 

**[7:0] MOD2[7:0][7:0] (R/W)**<br>MOD2 word.

# **Table 69. Bit Descriptions for MOD\_L**



**Address: 0x1209, Reset: 0x00, Name: MOD\_H**

MOD2 w ord. **[ 7 :6 ] RESERVED [ 5:0 ] M O D 2[ 7 :0 ][ 13:8 ] ( R/W )**

#### **Table 70. Bit Descriptions for MOD\_H**



## **Address: 0x120B, Reset: 0x01, Name: SYNTH**



## **Table 71. Bit Descriptions for SYNTH**



**Address: 0x120C, Reset: 0x03, Name: R\_DIV**



## **Table 72. Bit Descriptions for R\_DIV**



**Address: 0x120E, Reset: 0x04, Name: SYNTH\_0**



#### **Table 73. Bit Descriptions for SYNTH\_0**



# **Address: 0x1214, Reset: 0x48, Name: MULTI\_FUNC\_SYNTH\_CTRL\_0214**



### **Table 74. Bit Descriptions for MULTI\_FUNC\_SYNTH\_CTRL\_0214**



**Address: 0x1217, Reset: 0x00, Name: SI\_VCO\_SEL**

Manual VCO Core Select 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0 **[ 7 :4 ] RESERVED [ 3:0 ] SI\_VCO \_SEL ( R/W )**

#### **Table 75. Bit Descriptions for SI\_VCO\_SEL**



**Address: 0x121F, Reset: 0x00, Name: VCO\_FSM**



#### **Table 76. Bit Descriptions for VCO\_FSM**



# **Address: 0x122A, Reset: 0x02, Name: SD\_CTRL**



## **Table 77. Bit Descriptions for SD\_CTRL**



#### **Address: 0x122C, Reset: 0x03, Name: MULTI\_FUNC\_SYNTH\_CTRL\_022C**



- 
- 3: Charge Pump Tristate Mode 3.

# **Table 78. Bit Descriptions for MULTI\_FUNC\_SYNTH\_CTRL\_022C**



#### **Address: 0x122D, Reset: 0x81, Name: MULTI\_FUNC\_SYNTH\_CTRL\_022D**



## **Table 79. Bit Descriptions for MULTI\_FUNC\_SYNTH\_CTRL\_022D**



**Address: 0x122E, Reset: 0x0F, Name: CP\_CURR**





**Table 80. Bit Descriptions for CP\_CURR**



**Address: 0x122F, Reset: 0x08, Name: BICP**



Binary Scaled Bleed Current **[7:0] BICP (R/W)**

**Table 81. Bit Descriptions for BICP**



**Address: 0x1233, Reset: 0x00, Name: FRAC2\_L**



FRAC2 Word for Exact Frequency Mode, Optionally Double buffered **[ 7 :0 ] FRAC2[ 7 :0 ] ( R/W )**

**Table 82. Bit Descriptions for FRAC2\_L**



**Address: 0x1234, Reset: 0x00, Name: FRAC2\_H**



**Table 83. Bit Descriptions for FRAC2\_H**



**Address: 0x1235, Reset: 0x00, Name: MULTI\_FUNC\_SYNTH\_CTRL\_0235**



#### **Table 84. Bit Descriptions for MULTI\_FUNC\_SYNTH\_CTRL\_0235**



# **Address: 0x1240, Reset: 0x00, Name: VCO\_LUT\_CTRL**



# **Table 85. Bit Descriptions for VCO\_LUT\_CTRL**



## **Address: 0x124D, Reset: 0x00, Name: LOCK\_DETECT**



## **Table 86. Bit Descriptions for LOCK\_DETECT**



# **Address: 0x1401, Reset: 0x00, Name: MULTI\_FUNC\_CTRL**



## **Table 87. Bit Descriptions for MULTI\_FUNC\_CTRL**



## **Address: 0x140E, Reset: 0xB3, Name: LO\_CNTRL2**



#### **Table 88. Bit Descriptions for LO\_CNTRL2**



# **Address: 0x1414, Reset: 0x02, Name: LO\_CNTRL8**

Recommended register for use to control the LO path from a single spot. By programming this register, all of the individual block enables and configuration bits are set appropriately.







**Address: 0x1541, Reset: 0x00, Name: FRAC2\_L\_SLAVE**



FRAC2 Word Double Buffered Value **[ 7 :0 ] FRAC2\_SLV[ 7 :0 ] ( R)**

### **Table 90. Bit Descriptions for FRAC2\_L\_SLAVE**



**Address: 0x1542, Reset: 0x00, Name: FRAC2\_H\_SLAVE**

FRAC2 Word Double Buffered Value **[ 7 :6 ] RESERVED [ 5:0 ] FRAC2\_SLV[ 13:8 ] ( R)** 0000000 1 2 3 4 5 6 7

### **Table 91. Bit Descriptions for FRAC2\_H\_SLAVE**



### **Address: 0x1543, Reset: 0x00, Name: FRAC\_L\_SLAVE**



Fractional-N Word Double Buffered Value **[ 7 :0 ] FRAC\_SLV[ 7 :0 ] ( R)**



**Address: 0x1544, Reset: 0x00, Name: FRAC\_M\_SLAVE**



Fractional-N Word Double Buffered Value **[ 7 :0 ] FRAC\_SLV[ 15:8 ] ( R)**

**Table 93. Bit Descriptions for FRAC\_M\_SLAVE**



**Address: 0x1545, Reset: 0x00, Name: FRAC\_H\_SLAVE2**

$$
\begin{array}{cccccccc}\n7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline\n0 & 0 & 0 & 0 & 0 & 0 & 0 & 0\n\end{array}
$$

Fractional-N Word Double Buffered Value **[ 7 :0 ] FRAC\_SLV[ 23:16 ] ( R)**

#### **Table 94. Bit Descriptions for FRAC\_H\_SLAVE2**



**Address: 0x1546, Reset: 0x00, Name: PHASE\_L\_SLAVE**

#### 

Sigma-Delta Phase Word **[7:0] PHASE\_SLV[7:0] (R)**

**Table 95. Bit Descriptions for PHASE\_L\_SLAVE**



**Address: 0x1547, Reset: 0x00, Name: PHASE\_M\_SLAVE2**

 $\overline{0}$   $\boxed{0}$  0 0 0 0 0 

Sigma-Delta Phase Word **[7:0] PHASE\_SLV[15:8] (R)**

**Table 96. Bit Descriptions for PHASE\_M\_SLAVE2**



**Address: 0x1548, Reset: 0x00, Name: PHASE\_H\_SLAVE3**

 

**[7:0] PHASE\_SLV[23:16] (R)**<br>Sigma-Delta Phase Word

#### **Table 97. Bit Descriptions for PHASE\_H\_SLAVE3**



# **Address: 0x1549, Reset: 0x89, Name: INT\_DIV\_L\_SLAVE**



Integer-N Word - Double Buffered **[7:0] INT\_DIV\_SLV[7:0] (R)** Readback Value

**Table 98. Bit Descriptions for INT\_DIV\_L\_SLAVE**



**Address: 0x154A, Reset: 0x01, Name: INT\_DIV\_H\_SLAVE**



Integer-N Word - Double Buffered Readback Value **[7:0] INT\_DIV\_SLV[15:8] (R)**

#### **Table 99. Bit Descriptions for INT\_DIV\_H\_SLAVE**



#### **Address: 0x154B, Reset: 0x03, Name: R\_DIV\_SLAVE**



#### **Table 100. Bit Descriptions for R\_DIV\_SLAVE**



# **Address: 0x154C, Reset: 0x00, Name: RDIV2\_SEL\_SLAVE**



# **Table 101. Bit Descriptions for RDIV2\_SEL\_SLAVE**



# **Address: 0x1583, Reset: 0x00, Name: DISABLE\_CFG**



# **Table 102. Bit Descriptions for DISABLE\_CFG**



# <span id="page-60-0"></span>OUTLINE DIMENSIONS



# <span id="page-60-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D14813-0-11/19(A)** 



www.analog.com

Rev. A | Page 61 of 61