SN74ALVC164245-EP 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER

RUMENTS www.ti.com

WITH 3-STATE OUTPUTS

Controlled Baseline	DGG OR DL PACKAGE (TOP VIEW)						
 One Assembly/Test Site, One Fabrication Site 							
 Enhanced Diminishing Manufacturing Sources (DMS) Support 	1B1 [] 2 47 [] 1A1 1B2 [] 3 46 [] 1A2						
 Enhanced Product-Change Notification Qualification Pedigree⁽¹⁾ 	GND [] 4 45 [] GND 1B3 [] 5 44 [] 1A3 1B4 [] 6 43 [] 1A4						
• Member of the Texas Instruments Widebus™ Family	$\begin{array}{cccccccccccccccccccccccccccccccccccc$						
 Max t_{pd} of 5.8 ns at 3.3 V 	1B6 🗍 9 40 🗍 1A6						
• ±24-mA Output Drive at 3.3 V	GND [] 10 39]] GND						
 Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage 	1B7 [] 11 38 [] 1A7 1B8 [] 12 37 [] 1A8						
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	2B1 [] 13 36 [] 2A1 2B2 [] 14 35 [] 2A2 GND [] 15 34 [] GND						
(1) Component qualification in accordance with JEDEC and	2B3 1 16 33 2A3						
industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited	2B4 17 32 2A4						
to, Highly Accelerated Stress Test (HAST) or biased 85/85,	(3.3 V, 5 V) V _{CCB} 🚺 18 31 🗍 V _{CCA} (2.5 V, 3.3 V)						
temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound	2B5 🛛 19 30 🗍 2A5						
life. Such qualification testing should not be viewed as	2B6 🛛 20 29 🗍 2A6						
justifying use of this component beyond specified							
performance and environmental limits.	2B7 22 27 2A7						
	2DIR [24 25] 2OE						

DESCRIPTION/ORDERING INFORMATION

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails. B port has V_{CCB} , which is set to operate at 3.3 V and 5 V. A port has V_{CCA} , which is set to operate at 2.5 V and 3.3 V. This allows for translation from a 2.5-V to a 3.3-V environment, and vice versa, or from a 3.3-V to a 5-V environment, and vice versa.

The SN74ALVC164245 is designed for asynchronous communication between data buses. The control circuitry (1DIR, 2DIR, 1 \overline{OE} , and 2 \overline{OE}) is powered by V_{CCA}.

To ensure the high-impedance state during power up or power down, the output-enable (OE) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Reel of 1000	CALVC164245IDLREP	ALVC164245
40°C to 95°C	TSSOP – DGG	Reel of 2000	CALVC164245IDGGREP	ALVC164245
–40°C to 85°C	VFBGA – GQL	Deal of 1000	CALVC164245IGQLREP	VC4245EP
	VFBGA – ZQL (Pb-free)	Reel of 1000	CALVC164245IZQLREP	VC4243EP
–55°C to 125°C	TSSOP – DGG	Reel of 2000	CALVC164245MDGGREP	C164245MEP

ORDERING INFORMATION


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



A-JOINE 2004-NEWIGED GET TEMBER 2003



TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 0E
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	V _{CCB}	V _{CCA}	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	V _{CCB}	V _{CCA}	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>


(1) NC – No internal connection


FUNCTION TABLE (EACH 8-BIT SECTION)

INP	JTS	OPERATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	х	Isolation

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

LOGIC DIAGRAM (POSITIVE LOGIC)





To Seven Other Channels

Pin numbers shown are for the DGG and DL packages.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range for V_{CCB} at 5 V and V_{CCA} at 3.3 V (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CCA}			-0.5	4.6	V	
V_{CCB}	Supply voltage range		-0.5	6	v	
		Except I/O ports ⁽²⁾	-0.5	6		
VI	Input voltage range	I/O port A ⁽³⁾	-0.5	$V_{CCA} + 0.5$	V	
		I/O port B ⁽²⁾	-0.5	$V_{CCB} + 0.5$		
I _{IK}	Input clamp current	V ₁ < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
I _O	Continuous output current			±50	mA	
	Continuous current through each V _{CC} or GND			±100	mA	
		DGG package		70		
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		63	°C/W	
		GQL/ZQL package		42		
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This value is limited to 6 V maximum.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SN74ALVC164245-EP 16-BIT 2.5-V TO 3.3-V/3.3-V TO 5-V LEVEL-SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005



Recommended Operating Conditions⁽¹⁾

for $V_{\rm CCB}$ at 3.3 V and 5 V

			MIN	MAX	UNIT
V _{CCB}	Supply voltage				V
V _{IH}	High-level input voltage				V
V	Low-level input voltage	V _{CCB} = 3 V to 3.6 V		0.7	V
12	$V_{CCB} = 4.5 \text{ V to } 5.5 \text{ V}$			0.8	v
V _{IB}	Input voltage		0	V_{CCB}	V
V _{OB}	Output voltage		0	V_{CCB}	V
I _{OH}	High-level output current			-24	mA
I _{OL}	Low-level output current			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
т	Operating free air temperature	CALVC16245I	-40	85	°C
T _A	Operating free-air temperature CALVC16245M		-55	125	U

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Recommended Operating Conditions⁽¹⁾

for V_{CCA} at 2.5 V and 3.3 V

			MIN	MAX	UNIT
V _{CCA}	Supply voltage		2.3	3.6	V
V	Ligh lovel input veltage	V _{CCA} = 2.3 V to 2.7 V	1.7		V
V _{IH}	High-level input voltage	$V_{CCA} = 3 V \text{ to } 3.6 V$	2		V
V		V _{CCA} = 2.3 V to 2.7 V		0.7	V
VIL	Low-level input voltage	$V_{CCA} = 3 V \text{ to } 3.6 V$		0.8	v
VIA	Input voltage		0	V_{CCA}	V
V _{OA}	Output voltage		0	V_{CCA}	V
	Ligh lovel extent extent	V _{CCA} = 2.3 V		-18	~ ^
I _{ОН}	High-level output current	V _{CCA} = 3 V		-24	mA
		V _{CCA} = 2.3 V		18	
I _{OL}	Low-level output current	V _{CCA} = 3 V		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
т	Operating free air temperature	CALVC16245I	-40	85	°C
T _A	Operating free-air temperature CALVC16245M		-55	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

Electrical Characteristics

over recommended operating free-air temperature range for V_{CCA} = 2.7 V to 3.6 V and V_{CCB} = 4.5 V to 5.5 V (unless otherwise noted)

		TEST CONDITIONS	v	v	CALV	C164245I	CALVO	164245 N	N	
PAR	AMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP ⁽¹⁾ MAX	MIN	TYP ⁽¹⁾	MAX	UNIT
		I _{OH} = -100 μA	2.7 V to 3.6 V		V _{CC} - 0.2		V _{CC} – 0.2			
	B to A	I _{OH} = -12 mA	2.7 V		2.2		2.2			
		$I_{OH} = -12$ MA	3 V		2.4		2.4			
V _{OH}		I _{OH} = -24 mA	3 V		2		2			V
		I _{OL} = 100 μA		4.5 V	4.3		4.3			
	A to B	ηθΓ = 100 μχ		5.5 V	5.3		5.3			
	/ 10 B	I _{OL} = 24 mA		4.5 V	3.7		3.7			
		10L - 24 MA		5.5 V	4.7		4.7			
		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2			0.2	
	B to A	I _{OL} = 12 mA	2.7 V			0.4			0.4	
V _{OL}		I _{OL} = 24 mA	3 V			0.55			0.55	v
VOL	A to B	I _{OL} = 100 μA		4.5 V to 5.5 V		0.2			0.2	
	AIUB	I _{OL} = 24 mA		4.5 V to 5.5 V		0.55			0.55	
I _I	Control inputs	$V_I = V_{CCA}/V_{CCB}$ or GND	3.6 V	5.5 V		±5			±5	μA
$I_{OZ}^{(2)}$	A or B port	$V_{O} = V_{CCA}/V_{CCB}$ or GND	3.6 V	5.5 V		±10			±10	μΑ
I _{CC}			5.5 V	5.5 V		40			40	μA
$\Delta I_{CC}^{(3)}$	3)	One input at $V_{CCA}/V_{CCB} - 0.6 V$, Other inputs at V_{CCA}/V_{CCB} or GND	3 V to 3.6 V	4.5 V to 5.5 V		750			750	μA
Ci	Control inputs	$V_{I} = V_{CCA}/V_{CCB}$ or GND	3.3 V	5 V		6.5		6.5		pF
C _{io}	A or B port	$V_{O} = V_{CCA}/V_{CCB}$ or GND	3.3 V	3.3 V		8.5		8.5		pF

(1)

All typical values are at $V_{CCA} = 3.3 \text{ V}$ and $V_{CCB} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated (2) (3) V_{CC}.



SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

Electrical Characteristics

over recommended operating free-air temperature range for V_{CCA} = 2.3 V to 2.7 V and V_{CCB} = 3 V to 3.6 V (unless otherwise noted)

		TEST CONDITIONS	N/	N/	CALVC164245I	CALVC16424	5M	
PAR	AMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN MAX	MIN	MAX	UNIT
		I _{OH} = -100 μA	2.3 V to 2.7 V	3 V to 3.6 V	V _{CCA} - 0.2	V _{CCA} - 0.2		
	B to A	I _{OH} = -8 mA	2.3 V	3 V to 3.6 V	1.7	1.7		
V _{OH}		$I_{OH} = -12 \text{ mA}$	2.7 V	3 V to 3.6 V	1.8	1.8		V
	A to B	I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V	V _{CCB} – 0.2	V _{CCB} – 0.2		
	AIUB	I _{OL} = 18 mA	2.3 V to 2.7 V	3 V	2.2	2.2		
	B to A	I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V	0.2		0.2	
V		I _{OL} = 12 mA	2.3 V	3 V to 3.6 V	0.6		0.6	V
V _{OL}		I _{OL} = 100 μA	2.3 V to 2.7 V	3 V to 3.6 V	0.2		0.2	v
	A to B	I _{OL} = 18 mA	2.3 V	3 V	0.55		0.55	
I _I	Control inputs	$V_{I} = V_{CCA}/V_{CCB}$ or GND	2.3 V to 2.7 V	3 V to 3.6 V	±5		±5	μA
I _{OZ} ⁽¹⁾	A or B port	$V_{O} = V_{CCA}/V_{CCB}$ or GND	2.3 V to 2.7 V	3 V to 3.6 V	±10		±10	μA
I _{CC}		$V_I = V_{CCA}/V_{CCB}$ or GND, $I_O = 0$	2.3 V to 2.7 V	3 V to 3.6 V	20		40	μΑ
$\Delta I_{CC}^{(2)}$?)	One input at $V_{CCA}/V_{CCB} - 0.6 V$, Other inputs at V_{CCA}/V_{CCB} or GND	2.3 V to 2.7 V	3 V to 3.6 V	750		750	μΑ

 For I/O ports, the parameter I_{OZ} includes the input leakage current.
 This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than at 0 or the associated $\mathsf{V}_{\mathsf{CC}}.$

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 4)

				CALVC	16245I					
DADAMETED	FROM	то	V _{CCB} = 3.3 V ± 0.3 V		V_{CCB} = 5 V \pm 0.5 V					
PARAMETER	(INPUT)	(OUTPUT)	$V_{CCA} = 2.5 V \pm 0.2 V$	V _{CCA} =	_A = 2.7 V V _{CCA} = 3. ± 0.3 V		V _{CCA} = 2.7 V		3.3 V 3 V	UNIT
			MIN MAX	MIN	MAX	MIN	MAX			
•	А	В	7.0	6	5.9	1	5.8	20		
t _{pd}	B	А	7.0	5	6.7	1.2	5.8	ns		
t _{en}	ŌĒ	В	11.	5	9.3	1	8.9	ns		
t _{dis}	ŌĒ	В	10.5	5	9.2	2.1	9.5	ns		
t _{en}	ŌĒ	А	12.3	3	10.2	2	9.1	ns		
t _{dis}	ŌĒ	А	9.3	3	9	2.9	8.6	ns		

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 4)

					CALVC	6245M			
PARAMETER	FROM	то	V _{CCB} = 3.3 V ± 0.3 V		V_{CCB} = 5 V \pm 0.5 V				UNIT
PARAMETER	(INPUT)	(OUTPUT)	V _{CCA} = 2 ± 0.2	2.5 V V	V _{CCA} =	2.7 V	= V _{CCA} ± 0.3	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
+	А	В		8.6		6.9	1	6.8	
t _{pd}	B	А		8.6		7.7	1.2	6.8	ns
t _{en}	ŌĒ	В		12.5		10.3	1	9.9	ns
t _{dis}	ŌĒ	В		11.5		10.2	2.1	10.5	ns
t _{en}	OE	А		14.5		11.2	2	10.1	ns
t _{dis}	ŌĒ	А		11.3		11	2.9	10.6	ns

Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CCB} = 3.3 V V _{CCA} = 2.5 V TYP	V _{CCB} = 5 V V _{CCA} = 3.3 V TYP	UNIT	
		Outputs enabled (B)	C = 50 pc $f = 10 MHz$	55	56	
0	Dewer dissinction conseitance	Outputs disabled (B)	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	27	6	~ Г
C _{pd}	Power dissipation capacitance	Outputs enabled (A)		118	56	pF
		Outputs disabled (A)	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	58	6	


SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005



Power-Up Considerations⁽¹⁾

TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. To guard against such power-up problems, take these precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V_{CCA} for all four of these devices).
- 3. Tie \overline{OE} to V_{CCA} with a pullup resistor so that it ramps with V_{CCA}.
- Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V_{CCA}. Otherwise, keep DIR low.
- (1) Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.


 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PL7} and t_{PH7} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005




PARAMETER MEASUREMENT INFORMATION V_{CCB} = 3.3 V \pm 0.3 V to V_{CCA} = 2.5 V \pm 0.2 V



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2 ns, t_r \leq 2 ns.

 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



NOTES: A. C_L includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .


F. t_{PZL} and t_{PZH} are the same as t_{en}.

G. t_{PLH} and t_{PHL} are the same as t_{pd}.



SN74ALVC164245-EP

SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005



Texas Instruments

www.ti.com

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.


C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time, with one transition per measurement.

E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .


F. t_{PZL} and t_{PZH} are the same as t_{en} .

G. t_{PLH} and t_{PHL} are the same as t_{pd} .





SCAS774A-JUNE 2004-REVISED SEPTEMBER 2005



74ALVC164245MDGG*EP Estimated Device Life at Elevated Temperatures Electromigration and Wirebond Voiding Fail Modes

Silicon operating life design goal is 10 years at 105°C junction temperature. Α.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
CALVC164245IDGGREP	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
CALVC164245IDLREP	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
CALVC164245MDGGREP	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	C164245MEP	Samples
V62/05612-01XE	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
V62/05612-01YE	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVC164245	Samples
V62/05612-02YE	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	C164245MEP	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74ALVC164245-EP :

• Catalog: SN74ALVC164245

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CALVC164245IDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
CALVC164245IDLREP	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
CALVC164245MDGGREP	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

4-Oct-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CALVC164245IDGGREP	TSSOP	DGG	48	2000	367.0	367.0	45.0
CALVC164245IDLREP	SSOP	DL	48	1000	367.0	367.0	55.0
CALVC164245MDGGREP	TSSOP	DGG	48	2000	356.0	356.0	41.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118


PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated