

# SY89645L

Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

### **General Description**


The SY89645L is a 3.3V, fully differential, low skew, 1:4 LVDS fanout buffer that accepts LVTTL or LVCMOS inputs. It is capable of processing clock signals as fast as 650MHz. The LVDS signals are optimized to provide less than 40ps of output skew.

The single-ended input takes a 3.3V LVTTL or LVCMOS, with a signal swing as small as 1.2V. The outputs are 280mV LVDS, with fast rise and fall times, guaranteed to be less than 400ps.

The SY89645L operates from a 3.3V  $\pm$  5% power supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). The SY89645L is part of Micrel's Precision Edge<sup>®</sup> product line.

Data sheets and support documentation can be found on Micrel's web site at: <u>www.micrel.com</u>.

### **Block Diagram**





### **Features**

- Four identical LVDS outputs
- CLKIN accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 650MHz
- Translates LVCMOS/LVTTL input signals to LVDS levels
- <40ps output-to-output skew</li>
- <3ns propagation delay
- <400ps rise/fall times</li>
- 3.3V ±5% operating supply
- Industrial temperature range: -40°C to +85°C
- Available in 20-pin TSSOP

### Applications

- Communications
- High-performance computing
- Clock and data distribution

### **Markets**

- Datacom
- Telecom
- Storage
- ATE
- Test and Measurement

Precision Edge is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

### **Ordering Information**


Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89645LK4G	K4-20-1	Industrial	SY89645LK4G with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY89645LK4GTR <sup>(2)</sup>	K4-20-1	Industrial	SY89645LK4G with Pb-Free bar-line indicator	NiPdAu Pb-Free

#### Notes:

1. Contact factory for die availability. Dice are guaranteed at  $T_A = 25^{\circ}C$ , DC Electricals only.

2. Tape and Reel.

## **Pin Configuration**



20-Pin TSSOP (K4-20-1)

### **Pin Description**

Pin Number	Pin Name	Pin Function
1, 9, 13	GND	Power Supply Ground.
2	CLK_EN	Clock Enable. When LOW, Q outputs are forced low, /Q outputs are forced high. The synchronous nature of the enable function forces the output clocks to enable or disable following a rising and a falling edge of the input clock. When HIGH, clock outputs follow input clock. Internal 50k $\Omega$ pull-up resistor. V <sub>TH</sub> = V <sub>CC</sub> /2. See "Clock Enable (CLK_EN) Description" section.
3, 5, 6, 7, 8	NC	No Connect.
4	CLKIN	LVCMOS/LVTTL Clock Input. This is the input to the device. Input accepts single-ended input signals as small as 1.2V. $V_{TH} = V_{CC}/2$ . Internal 50k $\Omega$ pull-down resistor.
10, 18	VCC	Positive Supply Pins. Connect to 3.3V supply, bypass with low ESR capacitors, as close to pins as possible.
11, 12	/Q3, Q3	
14, 15	/Q2, Q2	LVDS Differential Output Pairs: Differential buffered copies of the input signal. The output swing is
16, 17	/Q1, Q1	typically 280mV. Normally terminated with $100\Omega$ across the output pairs (Q and /Q). See "LVDS Output Termination" section.
19, 20	/Q0, Q0	

### Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>CC</sub> )	–0.5V to +4.6V
Input Voltage (V <sub>IN</sub> )	-0.5V to V <sub>CC</sub> +0.3V
LVDS Output Current (I <sub>OUT</sub> )	±10mA
Lead Temperature (soldering, 20sec	c.)
Storage Temperature (T <sub>s</sub> )	–65°C to +150°C

### **Operating Ratings**<sup>(2)</sup>

Supply Voltage (V <sub>IN</sub> )	+3.135V to +3.465V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°C
Package Thermal Resistance <sup>(3)</sup>	
TSSOP	
Junction-to-Ambient ( $\theta_{JA}$ )	
Still-Air, Multi-Layer Board	75°C/W
Junction-to-Case ( $\theta_{JC}$ )	21°C/W

### DC Electrical Characteristics<sup>(4)</sup>

 $V_{\text{DD}}$  = 3.3V ±5%,  $T_{\text{A}}$  = –40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>CC</sub>	Positive Supply Voltage Range		3.135	3.3	3.465	V
I <sub>CC</sub>	Power Supply Current	No Load		43	60	mA

# LVCMOS/LVTTL DC Electrical Characteristics<sup>(4)</sup>

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
VIH	Input HIGH Voltage CLKIN, CLK_EN		2		V <sub>CC</sub> +0.15	V
VIL	Input LOW Voltage CLKIN, CLK_EN		-0.3		0.8	V
I <sub>IH</sub>	Input HIGH Current CLKIN CLK_EN	$V_{CC} = V_{IN} = 3.465V$ $V_{CC} = V_{IN} = 3.465V$			150 70	μA
IL	Input LOW Current CLKIN CLK_EN	$V_{CC} = 3.465V, V_{IN} = 0V$ $V_{CC} = 3.465V, V_{IN} = 0V$	-70 -150			μA

### LVDS Outputs DC Electrical Characteristics<sup>(4)</sup>

 $V_{CC}$  = 3.3V ±5%, R<sub>L</sub> = 100 $\Omega$  across the outputs, T<sub>A</sub> = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>OUT</sub>	Output Voltage Swing	See Figure 1a	200	280		mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing	See Figure 1b	400	560		mV
V <sub>OCM</sub>	Output Common Mode Voltage		1.125	1.25	1.375	V
ΔV <sub>OCM</sub>	Change in Common Mode Voltage			5	25	mV

Notes:

<sup>1.</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

<sup>2.</sup> The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

<sup>3.</sup>  $\psi_{JB}$  and  $\theta_{JA}$  values are determined for a 4-layer board in still-air number, unless otherwise stated.

<sup>4.</sup> The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

# AC Electrical Characteristics<sup>(5)</sup>


Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
f <sub>MAX</sub>	Maximum Frequency	V <sub>OUT</sub> > 140mV	650			MHz
t <sub>PD</sub>	Propagation Delay	f <sub>MAX</sub> ≤ 650MHz, Note 6	1.0	1.8	3.0	ns
+	Output Skew	Note 7			40	ps
t <sub>skew</sub>	Part-to-Part Skew	Note 8			500	ps
t <sub>r,</sub> t <sub>f</sub>	Output Rise/Fall Times (20% to 80%)	f <sub>MAX</sub> ≤ 266MHz	150	250	400	ps
	Duty Cycle	f <sub>MAX</sub> ≤ 266MHz	45		55	%
Duty Cycle	Duty Cycle	f <sub>MAX</sub> > 266MHz	40		60	%

 $V_{CC}$  = +3.3V ±5%, R<sub>L</sub> = 100 $\Omega$  across the outputs, T<sub>A</sub> = -40°C to +85°C, unless otherwise stated.

#### Notes:

- 5. All parameters measured at  $f_{MAX} \le 650 MHz$ , unless otherwise stated.
- 6. Measured from  $V_{CC}/2$  of the input to the differential output crossing point.
- 7. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V<sub>CC</sub>/2 of the input to the differential output crossing point.
- 8. Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

### **Timing Diagram**




### Clock Enable (CLK\_EN) Description

The enable function is synchronous so that the clock outputs will be enabled or disabled following a rising and a falling edge of the input clock.

### **Typical Operating Techniques**

 $V_{CC}$  = 3.3V ± 5%;  $V_{IN}$  > 2V;  $T_A$  = 25°C,  $R_L$  = 100 $\Omega$  across output pair; unless otherwise stated.



## Single-Ended and Differential Swings




Figure 1a. Single-Ended Voltage Swing




Figure 1b. Differential Voltage Swing

### **LVDS Output Interface Applications**

LVDS specifies a small swing of 280mV typical, on a nominal 1.25V common mode above ground. The common mode voltage has tight limits to permit large variations in ground between an LVDS driver and receiver. Also, change in common mode voltage, as a function of data input, is kept to a minimum, to keep EMI low.




Figure 2a. LVDS Differential Measurement





Figure 2b. LVDS Common-Mode Measurement

### **Package Information**



20-Pin TSSOP (MM)

### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.