

4.5 V to 19 V 650 mV ±3 %

0 μA (Typ)

@Ta=25 °C to 125 °C

Constant Current LED Drivers Constant Current Controller for Automotive LED Lamps

BD18342FV-M

General Description

BD18342FV-M is 70V-withstanding constant current controller for automotive LED lamps. It is able to drive at maximum 10 rows of PNP transistors. It can also contribute to reduction in the consumption power of the set as it has the built-in standby function. The IC provides high reliability because it has LED open detection, short circuit protection, over voltage mute function and LED failure input/output function.

Features

- AEC-Q100 Qualified^(Note 1)
- PWM Dimming Function
- LED Open Detection
- Short Circuit Protection (SCP)
- Over Voltage Mute Function (OVM)
- Disable LED Open Detection Function at Reduced-Voltage
- LED Failure Input/Output Functions (PBUS) (Note 1) Grade1

Applications

- Automotive LED Exterior Lamp (Rear Lamp, Turn Lamp, DRL/Position Lamp, Fog Lamp etc.)
- Automotive LED Interior Lamp (Air Conditioner Lamp, Interior Lamp, Cluster Light etc.)

Typical Application Circuit


Key Specifications

- Input Voltage Range:
- FB Pin Voltage Accuracy:
 - Chand by Comments
 - Stand-by Current:
- Operating Temperature Range: -40 °C to +125 °C


Package

SSOP-B16

W (Typ) x D (Typ) x H (Max)








OProduct structure : Silicon integrated circuit OThis product has no designed protection against radioactive rays

Pin Configuration




Pin Description

Pin No.	Pin Name	Function
1	FB	Feedback voltage input
2	BASE	Connecting PNP Tr. BASE
3	N.C.	No internal connection ^(Note 1)
4	OP	LED open detection input
5	SCP	Short circuit protection input
6	GND	GND
7	PBUS	Output for fault flag / Input to disable Output current
8	N.C.	No internal connection ^(Note 1)
9	OPM	Connecting resistor for disable LED open detection voltage setting at reduced voltage
10	VREG	Internal reference voltage output
11	N.C.	No internal connection ^(Note 1)
12	D	Connecting capacitor for disable LED open detection time setting
13	CRT	Connect capacitor and resistor to set output current ON Duty
14	DISC	Connecting resistor to set output current on time
15	EN	Enable input
16	VIN	Power supply input

(Note 1) Leave this pin unconnected

Block Diagram



Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit
Power Supply Voltage(VIN)	V _{IN}	-0.3 to +70.0	V
EN, CRT, DISC Pin Voltage	V _{EN} , V _{CRT} , V _{DISC}	-0.3 to +70.0	V
FB, BASE, OP, SCP Pin Voltage	$V_{FB}, V_{BASE}, V_{OP}, V_{SCP}$	-0.3 to V _{IN} +0.3	V
VIN-FB, VIN-BASE Inter-Pin Voltage	$V_{\text{IN}_{\text{FB}}}, V_{\text{IN}_{\text{BASE}}}$	-0.3 to +5.0	V
PBUS, VREG Pin Voltage	V_{PBUS}, V_{REG}	-0.3 to +7.0	V
OPM, D Pin Voltage	V _{OPM} , V _D	-0.3 to V _{REG} +0.3	V
Storage Temperature Range	Tstg	-55 to +150	°C
Maximum Junction Temperature	Tjmax	150	°C

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.
 Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the

properties of the chip in case of exceeding this absolute maximum rating, design a PCB with thermal resistance taken into consideration by increasing board size and copper area so as not to exceed the maximum junction temperature rating.

Thermal Resistance(Note 1)

Devemeter	Querrahal	Thermal Res	Linit		
Parameter	Symbol	1s ^(Note 3)	2s2p ^(Note 4)	Unit	
SSOP-B16	i				
Junction to Ambient	θ _{JA}	140.9	77.2	°C/W	
Junction to Top Characterization Parameter ^(Note 2)	Ψ _{JT}	6	5	°C/W	

(Note 1) Based on JESD51-2A(Still-Air).
 (Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.
 (Note 3) Using a PCB board based on JESD51-3.

(Note 4) Using a PCB board based of	ote 4) Using a PCB board based on JESD51-7.								
Layer Number of Measurement Board	Material	Board Size							
Single	FR-4	114.3 mm x 76.2 mm >	< 1.57 mmt						
Тор									
Copper Pattern	Thickness								
Footprints and Traces	70 µm								
Layer Number of Measurement Board	Material	Board Size							
4 Layers	FR-4	114.3 mm x 76.2 mm	114.3 mm x 76.2 mm x 1.6 mmt						
Тор		2 Internal Layers		Bottom					
Copper Pattern	Thickness	Copper Pattern	Thickness	Copper Pattern	Thickness				
Footprints and Traces	70 µm	74.2 mm x 74.2 mm	35 µm	74.2 mm x 74.2 mm	70 µm				

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage ^{(Note 1) (Note 2)}	V _{IN}	4.5	13.0	19.0	V
CR TIMER Frequency Range	fрwм	100	-	5000	Hz
PWM Minimum Pulse Width ^(Note 3)	t _{MIN}	10	-	-	μs
Operating Temperature	Topr	-40	-	+125	°C

(Note 1) ASO should not be exceeded

(Note 2) At start-up time, please apply a voltage 5 V or more once. The value is the voltage range after the temporary rise to 5 V or more. (Note 3) At connecting the external PNP Tr. (2SAR573DFHG (ROHM), 1 pcs). That is the same when the pulse input to the CRT pin.

Operating Conditions

Parameter	Symbol	Min	Max	Unit
Parameter	Symbol	IVIITI	Max	Unit
Capacitor Connecting VIN Pin 1	C _{VIN1}	1.0	-	μF
Capacitor Connecting VIN Pin 2	C _{VIN2} ^(Note 4)	0.047	-	μF
Capacitor Connecting VREG Pin	C _{VREG} ^(Note 5)	1.0	4.7	μF
Capacitor Connecting LED Anode	C _{LED}	0.10	0.68	μF
Capacitor for Setting CRT Timer	CCRT	0.01	0.22	μF
Resistor for Setting CRT Timer	R _{CRT}	0.1	50.0	kΩ
Resistor for Setting LED Current	$R_{FB1},R_{FB2}{}^{(Note\;6)}$	0.8	6.5	Ω
Resistor for Disable LED Open Detection Voltage Setting at Reduced Voltage	R _{OPM}	25	55	kΩ
Resistor for DCIN Pull-down	R _{DCIN}	-	10	kΩ
Capacitor for Setting Disable LED Open Detection Time	C _D ^(Note 5)	0.001	0.100	μF
Resistor for Limiting Base Pin Current	R _{LIM}	See Features	Description 5	Ω
External PNP Transistor	Q ₁	(No	te 7)	-

(*Note 4*) Recommended ceramic capacitor. ROHM Recommended Value (0.1 µF GCM155R71H104KE37 murata) (*Note 5*) Recommended ceramic capacitor. Please setting the Disable LED Open Detection Time less than PWM minimum pulse width. (*Note 6*) At connecting the external PNP Tr. 2SAR573DFHG (ROHM), 1 pcs. (*Note 7*) For external PNP transistor, please use the recommended device 2SAR573DFHG for this IC.

While using non-recommended part device, validate the design on actual board. Please check hfe of the part to design base current limit resistor. (See Features Description, section 5).

As for parasitic capacitance, please evaluate over shoot of I_{LED} on actual board. (See Features Description, Section 8 -Evaluation example, I_{LED} pulse width at PWM Dimming operation).

Electrical Characteristics

(Unless otherwise specified Ta=-40 °C to +125 °C, V_{IN}=13 V, C_{VREG}=1.0 µF, Transistor PNP=2SAR573DFHG)

Parameter	Limit		Limit			Conditions	
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
[Circuit Current Ivin]							
Circuit Current at Stand-by Mode	I _{VIN1}	-	0	10	μA	V _{EN} =0 V V _{FB} =V _{IN}	
Circuit Current at Normal Mode	I _{VIN2}	-	2.0	5.0	mA	V _{EN} =V _{IN} , V _{FB} =V _{IN} -1.0 V Base Current Subtracted	
Circuit Current at LED Open Detection	I _{VIN3}	-	2.0	5.0	mA	$V_{\text{EN}} = V_{\text{IN}}, V_{\text{FB}} = V_{\text{IN}} - 1.0 \text{ V}$	
Circuit Current at PBUS=Low	I _{VIN4}	-	2.0	5.0	mA		
[VREG Voltage]							
VREG Pin Voltage	V _{REG}	4.85	5.00	5.15	V	I _{vREG} =-100 μA Ta=25 °C to 125 °C	
VREG FIII Voltage	▼ REG	4.75	5.00	5.25	V	I _{VREG} =-100μΑ Ta=-40 °C to +125 °C	
VREG Pin Current Capability	I _{VREG}	-1.0	-	-	mA		
[DRV]							
		630	650	670	mV	$\begin{array}{l} V_{FBREG} = V_{IN} \cdot V_{FB} \\ R_{FB1} = R_{FB2} = 1.8 \ \Omega, \\ Ta = 25 \ ^{\circ}C \ to \ 125 \ ^{\circ}C \end{array}$	
FB Pin Voltage	V _{FBREG}	617	650	683	mV	$V_{FBREG}=V_{IN}-V_{FB}$ $R_{FB1}=R_{FB2}=1.8 \Omega$, $Ta=-40 \ ^{\circ}C$ to +125 $^{\circ}C$	
FB Pin Input Current	I _{FB}	7.5	15	30	μA	$V_{FB} = V_{IN}$	
BASE Pin Sink Current Capability	I _{BASE}	10	-	-	mA	V _{FB} =V _{IN} , V _{BASE} =V _{IN} -1.5 V Ta=25 °C	
BASE Pin Pull-up Resistor	R _{BASE}	0.5	1.0	1.5	kΩ	V _{CRT} =0 V V _{FB} =V _{IN} , V _{BASE} =V _{IN} -1.0 V	
[Over Voltage Mute Function (O)	/M)]						
Over Voltage Mute Start Voltage	V _{OVMS}	20.0	22.0	24.0	v	$\begin{array}{l} \Delta V_{FB}{=}10.0 \text{ mV} \\ \Delta V_{FB}{=}V_{FB}(@V_{IN}{=}13 \text{ V}){-} \\ V_{FB}(@V_{IN}{=}V_{OVMS}) \end{array}$	
Over Voltage Mute Gain	V _{OVMG}	-	-25	-	mV/V	$\Delta V_{FB} / \Delta V_{IN}$	
-		L					

Electrical Characteristics – continued (Unless otherwise specified Ta=-40 °C to +125 °C, V_{IN}=13 V, C_{VREG}=1.0 μF, Transistor PNP=2SAR573DFHG)

Parameter	Symbol		, 11411313101 1	Unit	Conditions	
Farameler	Symbol	Min	Тур	Max	Unit	Conditions
[CR TIMER]				•		
CRT Pin Charge Current	I _{CRT}	36	40	44	μA	
CRT Pin Charge Voltage	V _{CRT_CHA}	0.72	0.80	0.88	V	
CRT Pin Discharge Voltage 1	V _{CRT_DIS1}	1.80	2.00	2.20	V	
CRT Pin Discharge Voltage 2	V _{CRT_DIS2}	2.10	2.40	3.00	V	When $V_{CRT} > V_{CRT_DIS2}$, $R_{D1} \rightarrow R_{D2}$
CRT Pin Charge Resistor	R _{CHA}	28.5	30.0	31.5	kΩ	R _{CHA} = (V _{CRT_DIS1} -V _{CRT_CHA})/I _{CRT}
CR Timer Discharge Constant	V _{CRT_CHA} / V _{CRT_DIS1}	0.38	0.40	0.42	V/V	
DISC Pin ON Resistor 1	R _{DISC1}	20	50	100	Ω	I _{DISC} =10 mA
DISC Pin ON Resistor 2	R _{DISC2}	2.5	5.0	10	kΩ	I _{DISC} =100 μA
CRT Pin Leakage Current	I _{CRT_LEAK}	-	-	10	μA	VCRT=VIN
[LED Open Detection]					•	
LED Open Detection Voltage	V _{OPD}	1.1	1.2	1.3	V	V _{OPD} =V _{IN} -V _{OP}
OP Pin Input Current	I _{OP}	19	21	23	μA	V _{OP} =V _{IN} -0.5 V
[Disable LED Open Detection Fu	unction at Re	duced-Volta	ge]		•	
OPM Pin Source Current	I _{OPM}	38	40	42	μA	
VIN Pin Disable LED Open Detection Voltage at Reduced-Voltage	V _{IN_OPM}	V _{ОРМ} x 5.9	V _{ОРМ} x 6.0	V _{ОРМ} x 6.1	v	
OPM Pin Input Voltage Range	V _{OPM_R}	1.0	-	2.2	V	
[Disable LED Open Detection Ti	me Setting D	Function]				
Input Threshold Voltage	V _{DH}	0.9	1.0	1.1	V	
D Pin Source Current	IDSOURCE	100	230	400	μA	
D Pin ON Resistor	R _D	-	-	950	Ω	Ι _{D_EXT} =100 μΑ

Electrical Characteristics – continued (Unless otherwise specified Ta=-40 °C to +125 °C, V_{IN}=13 V, C_{VREG}=1.0 µF, Transistor PNP=2SAR573DFHG)

$\sqrt{11633}$ otherwise specified $1a^{-4}$	010 +120	$\mathbf{O}, \mathbf{v}_{\mathrm{IN}} = \mathbf{IO} \mathbf{v}, \mathbf{v}_{\mathrm{IN}}$	$\sigma_{\text{VREG}} = 1.0 \mu$			(10/0BITIC)
Parameter	Symbol		Limit		Unit	Conditions
[Short Circuit Protection (SCP)]		Min	Тур	Max		
Short Circuit Protection Voltage	V _{SCPD}	1.10	1.20	1.30	V	
Short Circuit Protection Release Voltage	V _{SCPR}	1.15	1.25	1.35	V	
Short Circuit Protection Hysteresis Voltage	V _{SCPHYS}	-	50	-	mV	
SCP Pin Source Current	I _{SCP}	0.2	1.0	2.0	mA	
SCP Pin Source Current ON Voltage	V _{SCP2}	1.15	1.30	1.45	V	
SCP Delay Time	tscp	10	20	45	μs	
[PBUS]						
Input High Voltage	V _{PBUSH}	2.4	-	-	V	
Input Low Voltage	V _{PBUSL}	-	-	0.6	V	
Hysteresis Voltage	VPBUSHYS	-	200	-	mV	
PBUS Pin Source Current	I _{PBUS}	75	150	300	μA	V _{EN} =5 V
PBUS Pin Output Low Voltage	V_{PBUS_OL}	-	-	0.6	V	I _{PBUS_EXT} =3 mA
PBUS Pin Output High Voltage	V_{PBUS_OH}	3.5	4.5	5.5	V	I _{PBUS_EXT} =-10 μA
PBUS Pin Leakage Current	I _{PBUS_LEAK}	-	-	10	μA	V _{PBUS} =7 V
[EN]						
Input High Voltage	V _{ENH}	2.4	-	-	V	
Input Low Voltage	V _{ENL}	-	-	0.6	V	
Hysteresis Voltage	V _{ENHYS}	-	60	-	mV	
Pin Input Current	I _{EN}	-	7	15	μA	V _{EN} =5 V
[UVLO VIN]		1				
UVLO Detection Voltage	V _{UVLOD}	3.88	4.10	4.32	V	V _{IN} : Sweep down
UVLO Release Voltage	V _{UVLOR}	4.25	4.50	4.75	V	V _{IN} : Sweep up, V _{REG} > 3.75 V
UVLO Hysteresis Voltage	V _{HYS}	-	0.4	-	V	
	1		1			1

(Unless otherwise specified Ta=25 °C, V_{IN}=13 V, C_{VREG}=1.0 µF, Transistor PNP=2SAR573DFHG)




Figure 1. Circuit Current at Normal Mode vs Supply Voltage




Figure 3. VREG Pin Voltage vs Temperature




Figure 2. VREG Pin Voltage vs Supply Voltage




Figure 4. LED Current vs Resistor for Setting LED Current

Typical Performance Curves (Reference Data) – continued

(Unless otherwise specified Ta=25 °C, VIN=13 V, CVREG=1.0 µF, Transistor PNP=2SAR573DFHG)




Figure 5. LED Current Accuracy vs Resistor for Setting LED Current




Figure 7. BASE Pin Sink Current Capability vs Supply Voltage






Figure 8. FB Pin Voltage vs Supply Voltage

Typical Performance Curves (Reference Data) – continued

(Unless otherwise specified Ta=25 °C, VIN=13 V, CVREG=1.0 µF, Transistor PNP=2SAR573DFHG)




Figure 9. CRT Pin Charge Current vs Temperature

Figure 10. OPM Pin Source Current vs Temperature

Description of Function

(Unless otherwise specified, Ta=25 °C, VIN=13 V, Transistor PNP=2SAR573DFHG, and numbers are "Typical" values.)

1. LED Current Setting

LED current I_{LED} can be defined by setting resistances R_{FB1} and R_{FB2} .

$$I_{LED} = \frac{V_{FBREG}}{R_{FB1} + R_{FB2}} \quad [A]$$

where:

 V_{FBREG} is the FB pin voltage 650 mV (Typ).

•How to connect LED current setting resistors

LED current setting resistors must always be connected at least two or more in series as below. If only one current setting resistor is used, then in case of a possible resistor short (pattern short on the board etc.), the external PNP Tr. and LED may be broken due to large current flow.

PNP Tr. rating current, LED rating current, R_{FB1} and R_{FB2} must have the following relations:

$$I_{LED_MAX} > I_{PNP_MAX} > \frac{V_{FBREG}}{Min(R_{FB1}, R_{FB2})} \quad [A]$$

where:

I _{LED_MAX}	is the LED rating current.
I _{PNP_MAX}	is the PNP Tr. rating current.
V _{FBREG}	is the FB pin voltage 650 mV (Typ).
$Min(R_{FB1}, R_{FB2})$	is the lowest value of R_{FB1} and $R_{FB2}.$




Figure 11. LED Current Setting

•Constant current control dynamic range

Constant current control dynamic range of LED current I_{LED} can be calculated as follows.

$$V_{IN} \ge V_{f_LED} \times N + V_{CE_PNP} + V_{FBREG}$$
 [V]

where:

V_{IN}	is the VIN pin voltage.
V_{f_LED}	is the LED Vf.
Ν	is the number of rows of LED.
$V_{CE_{PNP}}$	is the external PNP Tr. collector-emitter saturation voltage.
V_{FBREG}	is the FB pin voltage 650 mV (Typ).

2. Reference voltage (VREG)

Reference voltage VREG 5.0 V (Typ) is generated from VIN input voltage. This voltage is used as power source for the internal circuit, and also used to fix the voltage of pins outside LSI to HIGH side. The VREG pin must be connected with C_{VREG} =1.0 µF to 4.7 µF to ensure capacity for the phase compensation. If C_{VREG} is not connected, the circuit behavior would become extraordinarily unstable, for example with the oscillation of the reference voltage.

The VREG pin voltage must not be used as power source for other devices than this LSI.

VREG circuit has a built-in UVLO function. The IC is activated when the VREG pin voltage rises to 4.00 V (Typ) or higher, and shut down when the VREG pin voltage drops to 3.75 V (Typ) or lower.

3. Table of Operations

The PWM dimming mode switches to DC control depending on the CRT pin voltage.

The switching conditions are as shown in the table below. When V_{IN} > 22.0 V (Typ), LED current is limited to reduce the heat dissipation of external PNP Tr..

Depending on the OP pin and the SCP pin voltage status, detect LED open or short circuit then LED current is turned OFF. LED current is also turned OFF when Low signal is input to the PBUS pin.

In addition, UVLO and TSD further increases system reliability.

For each functions, please refer to Description of Function.

Operation	CRT	CRT Detecting Condition		LED Current	PBUS Pin	
Mode	Pin	[Detect]	[Release]	(I _{LED})	PB05 PIII	
Stand-by Mode ^(Note 1)	-	V _{EN} ≤ 0.6 V	V _{EN} ≥ 2.4 V	OFF ^(Note 3)	Hi-Z	
DC	V _{CRT} ≥ 2.0 V (Typ)	-	-	50 mA to 400 mA	High 4.5 V (Typ)	
PWM Dimming	See Features Description 4	-	-	See Features Description 4	High 4.5 V (Typ)	
Over Voltage Mute	-	V _{IN} > 22.0 V (Typ)	V _{IN} ≤ 22.0 V (Typ)	See Features Description 10	High 4.5 V (Typ)	
LED Open Detection ^(Note 2)	-	V _{OP} ≥ V _{IN} −1.2 V (Typ)	V _{OP} < V _{IN} − 1.2 V (Typ)	OFF ^(Note 3)	Low	
Short Circuit Protection (SCP)	-	V _{SCP} ≤ 1.20 V (Typ)	V _{SCP} ≥ 1.25 V (Typ)	OFF ^(Note 3)	Low	
PBUS Control OFF	-	V _{PBUS} ≤0.6 V	V _{PBUS} ≥2.4 V	OFF ^(Note 3)	Input V _{PBUS} ≤ 0.6 V	
UVLO	-	V _{IN} ≤ 4.10 V (Typ) or V _{REG} ≤ 3.75 V (Typ)	V _{IN} ≥ 4.50 V (Typ) or V _{REG} ≥ 4.00 V (Typ)	OFF ^(Note 3)	High	
TSD	-	Tj ≥ 175 °C (Typ)	Tj ≤ 150 °C(Typ)	OFF ^(Note 3)	Hi-Z	

(*Note 1*) Circuit current 0 μ A (Typ) (*Note 2*) In regard to the sequence of LED current OFF, see Features Description 5. (*Note 3*) The BASE pin sink current: OFF, and LED current(I_{LED}): OFF.

4. PWM Dimming Operation

PWM Dimming is performed with the following circuit.

The dimming cycle and ON Duty Width, can be set by values of the external components (CCRT, RCRT). Connect the CRT pin to VIN and the DISC pin to GND or open if it is not used.

The CR timer function is activated if DC SW is OPEN. To perform PWM dimming of LED current, a triangular waveform is generated at the CRT pin. The LED current (ILED) is turned OFF while CRT voltage is ramp up, and LED current(ILED) is turned ON while CRT voltage is ramp down.

When $V_{CRT} \ge V_{CRT_{DIS1}}(2.0 \text{ V(Typ)})$, dimming mode turns to DC Control. When $V_{CRT} > V_{CRT_{DIS2}}(2.4 \text{ V(Typ)})$, the DISC pin ON resister changes from $R_{DISC1}(50 \ \Omega(Typ))$ to $R_{DISC2}(5 \ k\Omega(Typ))$, and the power consumption of the IC is reduced by reducing the inflow current of the DISC pin.






Figure 12. PWM Dimming Operation





- 4. PWM Dimming Operation continued
 - (1) CRT ramp up Time t_{OFF} and CRT ramp down Time t_{ON} CRT ramp up Time t_{OFF} and CRT ramp down Time t_{ON} can be defined from the following equations. Make sure that t_{ON} is set PWM Minimum Pulse Width t_{MIN} 10 µs or more.

$$t_{OFF} = \frac{\Delta V_{CRT} \times C_{CRT}}{I_{CRT}} = R_{CHA} \times C_{CRT} \quad [s]$$

$$t_{ON} = -(R_{CRT} + R_{DISC1}) \times C_{CRT} \times In\left(\frac{V_{CRT_CHA}}{V_{CRT_DIS1}}\right) \quad [s]$$

where:

I _{CRT}	is the CRT pin charge current, 40 μ A (Typ).
R _{CHA}	is the CRT pin charge resistor, 30 k Ω (Typ).
R _{DISC1}	is the DISC pin ON resistor1, 50 Ω (Typ).
V _{CRT_CHA}	is the CRT pin charge voltage, 0.8 V (Typ).
V _{CRT_DIS1}	is the CRT pin discharge voltage1, 2.0 V (Typ).

$$f_{PWM} = \frac{1}{t_{ON} + t_{OFF}} \quad [Hz]$$

(3) ON Duty(D_{ON})

PWM ON duty is defined by ton and toFF.

$$D_{ON} = \frac{t_{ON}}{t_{ON} + t_{OFF}} \quad [\%]$$

(Example) In case of R_{CRT}=3.6 kΩ, C_{CRT}=0.1 μ F (Typ)

$$t_{OFF} = R_{CHA} \times C_{CRT} = 30 \times 0.1 = 3.0 \text{ [ms]}$$

$$t_{ON} = -(R_{CRT} + R_{DISC1}) \times C_{CRT} \times In(V_{CRT_CHA}/V_{CRT_DIS1})$$

$$= -(3.6 + 50) \times 0.1 \times In(0.8/2.0) = 0.334 \text{ [ms]}$$

$$f_{PWM} = 1/(t_{ON} + t_{OFF}) = 1/(3.0 + 0.334) = 300 \text{ [Hz]}$$

$$D_{ON} = t_{ON}/(t_{ON} + t_{OFF}) = 0.334/(3.0 + 0.334) = 10.0 \text{ [%]}$$

[PWM Dimming Operation Using External Signal]

In case external PWM input to the CRT pin, make sure that input pulse high voltage ≥ 2.2 V and pulse low voltage ≤ 0.6 V. Also please open the DISC pin or connect to GND.




Figure 14. PWM Dimming Operation Using External Signal

4. PWM Dimming Operation - continued

•About deviation of CRT ramp up/down time with a reverse connection protection diode

If this LSI is used to drive LED like below schematic, there is a possibility of occur CRT ramp up/down time deviation due to characteristics of reverse current Ir diode (D2, D3) . Consider to choose a diode (D2, D3) which is recommended by Rohm or Ir value 1 μ A (Max) or less. Since reverse current flows even with the recommended diodes, connect a resistor of R_{DCIN} of 10 k Ω or less between Point A and GND so that the voltage at point A does not rise.

Mechanism of deviation of CRT ramp up/down time from set values.

- ① During the PWM dimming operation mode, Point A on Figure 15 is Hi-Z.
- ↓
- ② Reverse current Ir of D2 and D3 goes to Point A.

(Power supply voltage is being input into the cathode of D2, so mainly reverse current of D2 goes into C1.) →Reverse current Ir of D3 is added to the CRT pin charge current and discharge current, so CRT ramp up/down time deviates from the settings.

- ↓ ଉ
- ③ C1 gets charged, voltage at Point A rises. \downarrow
- ④ Point A voltage \geq the CRT pin voltage of each IC.
- ↓

5 Vf occurs in the diodes D3.

- ↓
- 6 D3 circulate forward current If

 \rightarrow Forward current If of D3 is added to the CRT pin charge current and discharge current, so CRT ramp up/down time deviates from the settings.

- \downarrow
- ⑦ Repetition of 2 to 6.




Figure 15. How Reverse Protection Diode Affects the CRT Pin Ramp Up/Down Time

5. LED Open Detection Function

In case any one of the LEDs is in the open state, the IC can detect LED open condition when the OP pin voltage (V_{OP}) meets the following condition: $V_{OP} \ge V_{IN}$ -1.2 V (Typ). As soon as $V_{OP} \ge V_{IN}$ -1.2 V (Typ) condition is achieved, the D pin source current (230 μ A (Typ)) turns on and starts charging the disable LED open detection time setting capacitor (C_D). Once the D pin voltage (V_{DH}) becomes 1.0 V (Typ) or more and 1 μ s (Typ) elapses, the BASE pin sink current (I_{BASE}) is latched OFF and the PBUS pin voltage (V_{PBUS}) is switched to Low.

[Base Current Limit Resistance (RLIM)]

The OP pin voltage V_{OP} at LED open is defined by the following formula:

(Note that the external PNP Tr. goes into the saturation mode when the collector is open, it becomes the following formula.)

 $V_{OP} = V_{IN} - \{ (R_{FB1} + R_{FB2}) \times I_{BASE_{MAX}} + V_{CE_{PNP}} \}$ [V]

 $I_{BASE_MAX} = 6.0V/R_{LIM} \quad [A]$

 $(I_{BASE MAX} < 80 mA)$

where:

 $\begin{array}{ll} R_{FB1}, R_{FB2} & \text{is the LED current setting resistance.} \\ I_{BASE_MAX} & \text{is the maximum BASE pin sink current.} \\ R_{LIM} & \text{is the resistor for limiting BASE pin current.} \\ V_{CE_PNP} & \text{is the external PNP Tr. Collector-emitter voltage (Note: I_{CE}=I_{OP} (23 \, \mu\text{A (Max)})).} \end{array}$

Please determine the BASE current limit resistance R_{LIM} to ensure that the OP pin voltage when the LED is open should meet the following condition: $V_{OP} > V_{IN}$ -1.2 V (Typ).

Also note that the BASE current limit resistance must meet the following condition in order to obtain the BASE current to be needed during normal LED operation.

$$4.0/R_{LIM} > I_{LED} / hfe_{MIN} \quad [A]$$

where:

hfe MIN is the minimum external PNP Tr. hfe.

For the D pin, it is possible to set the disable time t_D from when the OP pin voltage meets the condition " $V_{OP} > V_{IN}$ -1.2 V (Typ)" until the BASE pin sink current (I_{BASE}) is latched off, according to the following formula. Note that the disable time must be shorter than or equal to the ON pulse width of the PWM dimming t_{ON} .

$$t_{ON} > t_D = \frac{C_D \times V_{DH}}{I_{DSOURCE}}$$
 [s]

where:

t _{oN}	is the ON pulse width of the PWM dimming(CRT ramp down time).
C_D	is the disable LED open detection time setting capacitor.
V_{DH}	is the D pin input threshold voltage, 1.0 V (Typ).
I _{DSOURCE}	is the D pin source current, 230 μA (Typ).

To reset the latched off LED current, EN must be turned-on again (The time when the EN Pin is "L" since the power is turned on again: 50 μ s or more) or the condition "UVLO (V_{IN} ≤ 4.10 V or V_{REG} ≤ 3.75 V)" must be fulfilled.




Figure 16. LED Open Detection Timing Chart

6. Disable LED Open Detection Function at Reduced-Voltage

The disable LED open detection function serves to prevent false detection of LED open at the reduced-voltage during the ramp-up/ramp-down of the VIN pin voltage. Even though LED is in the open state, LED open will not be detected until the VIN pin voltage becomes more than Disable Open Detection Voltage at Reduced-Voltage (V_{IN_OPM}). Once V_{IN_OPM} is surpassed, the LED current will be latched OFF (The BASE pin sink current (I_{BASE}) is latched OFF) and the PBUS voltage will be switched to Low following the sequence explained in Description of Function 5.

VIN_OPM must be defined by the following formula. (The OPM pin voltage must be set between 1.0 V and 2.2 V.)

$$V_{IN_OPM} \ge V_{IN_OPERR}$$
 [V]

where:

 V_{IN_OPM} is the VIN pin disable open detection voltage at reduced-voltage.

 V_{IN_OPERR} is the VIN pin open erroneous detection voltage at reduced-voltage.

$$V_{IN \ OPM} = V_{OPM} \times 6.0 \ (Typ) \quad [V]$$

 $V_{OPM} = I_{OPM} \times R_{OPM} \quad [V]$

$$V_{IN_OPERR} = V_{f_LED} \times N + V_{OPD} \quad [V]$$

where:

 V_{OPM} is the OPM pin voltage.

 I_{OPM} is the pin source current, 40 µA (Typ)

 R_{OPM} is the OPM pin connection resistance.

 V_{f_LED} is the LED Vf.

N is the number of rows of LED.

 V_{OPD} is the LED open-circuit detection voltage, 1.2 V (Typ)





Figure 17. Disable LED Open Detection Function at Reduced-Voltage

•When connecting resistor for heat dispersion, or connecting resistor or diodes between the OP pin and LED anode

The formula to calculate V_{IN_OPERR} will be different from the one above when the current flowing the LED is large and it is necessary to connect a resistor for heat dispersion in series with the LED to reduce the heat generation from the external PNP Tr., when multiple rows of the LEDs are driven, or when connecting a resistor to adjust the threshold voltage for detecting the LED open-circuit. Please read the Application Note of BD1834xFV-M series for details.



7. Short Circuit Protection (SCP)

Short Circuit Protection function will be activated by decreasing the SCP pin voltage when the collector of the external PNP Tr. is short to GND. After a lapse of the short circuit protection delay time(t_{SCP})(20 µs(Typ)) following the drop of the SCP pin voltage(V_{SCP}) is 1.2 V(Typ) or less, the external PNP Tr. is turned OFF to prevent its thermal destruction, and it can be notify the abnormally to the outside by changing the PBUS pin output to low.

In order to avoid malfunction since the power is turned on, the Short Circuit Protection function will not be activated until $V_{CRT} > 2.0 V(Typ)$ after UVLO is reset.

If it is in the short circuit state ($V_{SCP} < 1.2 V(Typ)$) since the power is turned on, the Short Circuit Protection function will be activated when $V_{CRT} > 2.0 V(Typ)$ condition is reached and 60 μ s(Typ) passes, after UVLO is reset.




Figure 19. Short Circuit Protection (SCP)

•SCP Pin Source Current

The SCP pin sources the current (1 mA(Typ)) once its voltage (V_{SCP}) drops under 1.3 V in order to prevent the malfunction of the short circuit protection.




Figure 20. SCP Pin Source Current

8. About the Capacitor of Connecting LED Anode

There is a zone which the output (LED anode) will become high impedance (Hi-Z) at PWM dimming Mode. During this time noise^(Note 1) can couple on to this pin and cause false detection of SHORT condition. To prevent this, **it is necessary to connect a Capacitor C**_{LED} **between LED anode and GND pin nearby pin.**

To prevent this, it is necessary to connect a Capacitor CLED between LED anode and GND pin nearb

Make sure that the capacitor of connecting LED anode is the following equation:

 $0.1 \le C_{LED} \le 0.68$ [µF]

In case C_{LED} is set the range from 0.1 μ F to 0.68 μ F, the I_{LED} current becomes dull, so please evaluate I_{LED} waveform in PWM mode operation.

About the example of evaluation, please see evaluation example on page 21.

In case a capacitor exceeding the recommended range is connected to LED anode, there is a possibility that delay time of start-up will reach about several ten ms, so special attention is needed.

(Note 1) Conducted noise, Radiated noise, Crosstalk of connecter and PCB pattern etc...




Figure 21. About the Capacitor of Connecting LED Anode

Evaluation example (ILED pulse width at PWM Dimming operation) Condition: +B=13 V

tion: +B=13 VTa=25 °C LED=1 Strings C_{CRT}=0.01 µF R_{DISC}=1.0 kΩ PWM Dimming Mode

PNP Tr.: 1parallel	I _{LED} =50 mA		I _{LED} =500 mA	
	(mar) the land "are land land and and an in the land and a land land land and a land land	Rise Time	(we be and we be be be and an	Rise Time
	1.0V/div PWMOUT	2.0µs	1.0V/div PWMOUT	1.9µs
	LED Anode	Fall Time	3.0V/div LED Anode	Fall Time
C _{LED} =0.1 µF	1.0V/div ILED	0.9µs	2.0V/div ILED	0.7µs
	20mA/div	OverShoot	200mA/div Sime Line	OverShoot
	Non Non No N	≒0mA	Non Non No N	1mA (0.2%)
	VCRT very loss were been were to the a	Rise Time	VCRT (New York New York York New York N	Rise Time
	1.0V/div PWMOUT 3.0V/div	7.4µs	1.0V/div PWMOUT 3.0V/div	4.4µs
С _{LED} =0.47 µF	LED Anode 800mV/div	Fall Time	LED Anode	Fall Time
ΟLED=0.47 μF	ILED 20mA/div	5.3µs	ILED 20mA/div	2.5µs
	Contract Contract	OverShoot	Construction Sector Sector Margin to the sector Margint	OverShoot
		≒0mA	Strip Table Strip Table Strip Strip <th< td=""><td>≒0mA</td></th<>	≒0mA

PNP Tr. : 5parallel	I _{LED} =50 mA		I _{LED} =200 mA	
	VCRT [1000 [1000] 100] 100] 100 [100] 100] 100 [100] 100 [100] 100] 100 [100 [100] 100 [100 [100] 100 [100	Rise Time	VCRT Over twee tweet the tweet of the trace	Rise Time
	1.0V/div PWMOUT	1.5µs	1.0V/div PWMOUT	2.2µs
	LED Anode	Fall Time	LED Anode	Fall Time
C _{LED} =0.1 μF	2.0V/div ILED	0.6µs	2.0V/div ILED	0.5µs
	SomA/div	OverShoot		OverShoot
		22mA (4.4%)	Yes Yes <thyes< th=""> <thyes< th=""> <thyes< th=""></thyes<></thyes<></thyes<>	10mA (1%)
		Rise Time	VCRT (See See See See See See See See See Se	Rise Time
	1.0V/div PWMOUT 3.0V/div	2.8µs	1.0V/div PWMOUT 3.0V/div	2.4µs
	LED Anode 2.0V/div	Fall Time	LED Anode	Fall Time
C _{LED} =0.47 μF	ILED 80mA/div	1.4µs	ILED 300mA/div	0.8µs
	Control Value Example 1000 Marcels 100000 Marcels 1000000 Marcels 100000 Marcels 100000 Marcels 100000 Marcels 100000 Marcels 1000000 Marcels 1000000 Marcels 1000000 Marcels 1000000 Marcels 1000000 Marcels 1000000 Marcels 10000000 Marcels 10000000 Marcels 100000000 Marcels 1000000000000 Marcels 1000000000000000000000000000000000000	OverShoot	Linno	OverShoot
	Image Team Team <thteam< th=""> Team Team <th< td=""><td>≒0mA</td><td>Ver Ison No <thn< td=""><td>56mA (5.6%)</td></thn<></td></th<></thteam<>	≒0mA	Ver Ison No No <thn< td=""><td>56mA (5.6%)</td></thn<>	56mA (5.6%)

- 9. PBUS Function
 - The PBUS pin is the pin to input and output an error signal.

When abnormality such as LED open or output ground fault occurs, it can notify the abnormality to the outside by changing the PBUS pin output from high to low. In addition, by externally controlling the PBUS pin from high to low, the LED current is turned off. When using multiple LSIs to drive multiple LEDs, it is possible to turn off all LED lines at once by connecting the PBUS pins of each CH as shown in the figure below, even if LED open or output ground fault occurs.

Caution of using the PBUS pin

Do not connect to the PBUS pins other than BD1834xFV-M series due to the difference of ratings, internal threshold voltages, and so on.




Figure 22. PBUS Function

▼Example of Protective Operation due to LED Open Circuit




Figure 23. Example of Protective Operation

If LED OPEN occurs, the PBUS pin of CH1 is switched from High to Low output. As the PBUS pin becomes Low, LED drivers of other CH detect the condition and turns OFF their own LEDs. The collector voltage of PNP transistor clamps to 1.3 V (Typ) during the OFF period, in order to prohibit ground fault detection.

10. Over Voltage Mute Function (OVM)

Once the VIN pin voltage (V_{IN}) goes above 22.0 V (Typ), the over voltage mute function is activated to decrease the LED current (I_{LED}) in order to suppress heat generation from the external PNP Tr.

The FB pin voltage V_{FBREG} which controls the LED current (I_{LED}) will decay at -25 mV/V (Typ).




Figure 24. Overvoltage Mute Function (OVM)

11. Under Voltage Lockout (UVLO)

UVLO is a protection circuit to prevent malfunction of the IC when the power is turned on or when the power is suddenly shut off.

This IC has two UVLO circuits; UVLO VIN for $V_{\ensuremath{\mathbb{N}}\xspace}$ and UVLO VREG for $V_{\ensuremath{\mathsf{REG}}\xspace}$.

As soon as UVLO status is detected, the BASE pin sink current will be turned off and switch OFF the LED current (I_{LED}). The following shows the threshold conditions of both UVLO circuits.

Operating Made	Detection	Conditions	LED Current	PBUS Pin	
Operating Mode	[Detect]	[Release]	(I _{LED})		
UVLO VIN	V _{IN} ≤ 4.10 V (Typ)	V _{IN} ≥ 4.50 V (Typ)	OFF ^(Note 1)	High 4.5 V (Typ)	
UVLO VREG	V _{REG} ≤ 3.75 V (Typ)	V _{REG} ≥ 4.00 V (Typ)	OFF ^(Note 1)	High 4.5 V (Typ)	

(Note 1) The BASE pin sink current is turned OFF to switch OFF the LED current (ILED).

Timing Chart

(Unless otherwise specified Ta=25 °C, VIN=13 V, Transistor PNP=2SAR573DFHG, LED 2 strings, and values are Typical.)




Figure 25. Timing Chart

Application Examples

(1) ILED=120 mA




Figure 26. Application Example 1 $(I_{LED} 120 \text{ mA}, \text{LED white 2 strings})$

Recommended Parts List 1 (ILED 120 mA, LED white 2 strings)

Parts	No	Parts Name	Value	Unit	Product Maker
IC	U1	BD18342FV-M	-	-	ROHM
Diode	D1	RFN2LAM6STF	-	-	ROHM
Diode	Z _{D1}	TND12H-220KB00AAA0	-	-	NIPPON CHEMICON
Transistor PNP	Q1	2SAR573DFHG	-	-	ROHM
	R _{FB1}	LTR10EVHFL2R70	2.7	Ω	ROHM
Resistor	R _{FB2}	LTR10EVHFL2R70	2.7	Ω	ROHM
	R _{OPM}	MCR03EZPFX3902	39	kΩ	ROHM
	C _{VIN1}	GCM32ER71H475KA40	4.7	μF	murata
	C _{VIN2}	GCM155R71H104KE37	0.1	μF	murata
Capacitor	C _{VREG}	GCM188R71E105KA49	1.0	μF	murata
	CD	GCM155R11H103KA40	0.01	μF	murata
	CLED	GCM155R71H104KE37	0.1	μF	murata

(Note 1) About Z_{D1}, please place according to test standard of battery line.

Please note the following

1. External PNP transistor

For external PNP transistor, please use the recommended device 2SAR573DFHG for this IC.

While using non-recommended device, validate the design on actual board with sufficient confirmation of the parts specifications (hfe, parasitic capacitance).

Please check here of the part when designing base current limit resistor. (See Features Description, section 5). As for parasitic capacitance (C_{LED} connected at LED anode), the smaller it is, the smaller its overshoot is. Use devices that has smaller parasitic capacitance than that of recommended device. Also parasitic capacitance is possible to be varied by PCB layout so please evaluate overshoot of I_{LED} on actual board. (See Features Description, Section 8 -Evaluation example, I_{LED} pulse width at PWM Dimming operation).

2. Power supply steep variation

This IC is validated with test conditions as per ISO7637-2 standards.

There is possibility of unexpected LED regulation (peak current of output etc.) due to sudden transients outside the specification range standards in input power supply. Please check the maximum ratings of LED and evaluate on actual board for any unexpected LED regulation.

Application Examples - continued

(2) ILED=120 mA, PWM ON Duty=10 %




Figure 27. Application Example 2

(ILED 120 mA, LED white 2 strings, PWM ON Duty: 10 %(Pulse width: 0.334 ms), PWM frequency: 300 Hz)

Recommended Parts List 2

(I_{LED} 120 mA, LED white 2 strings, PWM ON Duty: 10 %(Pulse width: 0.334 ms), PWM frequency: 300 Hz)

Parts	No	Parts Name	Value	Unit	Product Maker
IC	U1	BD18342FV-M	-	-	ROHM
	D1, D2	RFN2LAM6STF	-	-	ROHM
Diode	D3	RFN1LAM6STF	-	-	ROHM
	Z _{D1}	TND12H-220KB00AAA0	-	-	NIPPON CHEMICON
Transistor PNP	Q1	2SAR573DFHG	-	-	ROHM
	R _{FB1}	LTR10EVHFL2R70	2.7	Ω	ROHM
	R _{FB2}	LTR10EVHFL2R70	2.7	Ω	ROHM
Resistor	R _{CRT}	MCR03EZPFX3601	3.6	kΩ	ROHM
	ROPM	MCR03EZPFX3902	39	kΩ	ROHM
	R _{DCIN}	ESR10EZPF2001	2	kΩ	ROHM
	C _{VIN1}	GCM32ER71H475KA40	4.7	μF	murata
	C _{VIN2}	GCM155R71H104KE37	0.1	μF	murata
Capacitor	CVREG	GCM188R71E105KA49	1.0	μF	murata
σαμασιτοι	C _{CRT}	GCM155R71H104KE37	0.1	μF	murata
	CD	GCM155R11H103KA40	0.01	μF	murata
	CLED	GCM155R71H104KE37	0.1	μF	murata

(Note 1) About Z_{D1} , please place according to test standard of battery line.

Application Examples - continued

(3) ILED=524 mA, PWM ON Duty=10 %




Figure 28. Application Example 3

(ILED 524 mA, LED white 2 strings, PWM ON Duty: 10 %(pulse width: 0.334 ms), PWM frequency: 300 Hz)

Recommended Parts List 3

(I_{LED} 524 mA, LED white 2 strings, PWM ON Duty: 10 %(pulse width: 0.334 ms), PWM frequency: 300 Hz)

Parts	No	Parts Name	Value	Unit	Product Maker
IC	U1	BD18342FV-M	-	-	ROHM
	D1, D2	RFN2LAM6STF	-	-	ROHM
Diode	D3	RFN1LAM6STF	-	-	ROHM
_	Z _{D1}	TND12H-220KB00AAA0	-	-	NIPPON CHEMICON
Transistor PNP	Q1 to Q3	2SAR573DFHG	-	-	ROHM
	R _{FB1}	LTR10EVHFLR620	0.62	Ω	ROHM
	R _{FB2}	LTR10EVHFLR620	0.62	Ω	ROHM
Resistor	R _{CRT}	MCR03EZPFX3601	3.6	kΩ	ROHM
	R _{OPM}	MCR03EZPFX3902	39	kΩ	ROHM
	R _{DCIN}	ESR10EZPF2001	2	kΩ	ROHM
	C _{VIN1}	GCM32ER71H475KA40	4.7	μF	murata
	C _{VIN2}	GCM155R71H104KE37	0.1	μF	murata
Capacitor	CVREG	GCM188R71E105KA49	1.0	μF	murata
Capacitor	C _{CRT}	GCM155R71H104KE37	0.1	μF	murata
	CD	GCM155R11H103KA40	0.01	μF	murata
	CLED	GCM155R71H104KE37	0.1	μF	murata

(Note 1) About Z_{D1} , please place according to test standard of battery line.

Application Examples - continued

(4) ILED=150 mA, Three Rows Drive, PWM ON Duty=10 %




Figure 29. Application Example 4

(I_{LED1} to I_{LED3} 150 mA, LED white 2 strings x 3, PWM ON Duty: 10 % (pulse width: 0.334 ms), PWM frequency: 300 Hz)

Refer to Application Note of BD1834xFV-M series for details about the multiple rows drive such as the one above.

Power Dissipation

Thermal design should meet the following equation.

$$\begin{split} P_{d} &> P_{C} \\ P_{d} &= \left(1/\theta_{JA}\right) \times \left(T_{jmax} - T_{a}\right) or \left(1/\Psi_{JT}\right) \times \left(T_{jmax} - T_{T}\right) \\ P_{C} &= V_{IN} \times I_{VIN2} + V_{BASE} \times I_{BASE} \\ \end{split}$$
where:

$$\begin{split} P_{d} & \text{ is the power dissipation.} \\ P_{C} & \text{ is the power consumption.} \end{split}$$

 V_{IN} is the VIN pin voltage.

 I_{VIN2} is the circuit current at normal mode.

 V_{BASE} is the BASE pin voltage.

 $I_{\it BASE}\,$ is the BASE pin sink current.

 $heta_{IA}$ is the thermal resistance of junction to ambient.

 Ψ_{IT} is the thermal characterization parameter of junction to center case surface.

 T_{jmax} is the maximum junction temperature(150 °C).

 T_a is the ambient temperature.

 T_T is the case surface temperature.

BD18342FV-M

I/O Equivalence Circuits

No.	Pin Name	I/O Equivalence Circuit	No.	Pin Name	I/O Equivalence Circuit
1	FB	(Pin 16) FB (Pin 1) GND (Pin 6)	9	OPM	VREG (Pin 10) OPM (Pin 9) GND (Pin 6)
2	BASE	(Pin 16) BASE (Pin 2) GND (Pin 6)	10	VREG	(Pin 16) VREG (Pin 10) GND (Pin 6) GND
3	N.C.		11	N.C.	
4	OP	(Pin 16) (Pin 4) (Pin 4) (Pin 6) (Pin 6)	12	D	VREG (Pin 10)
5	SCP	(Pin 16) SCP (Pin 5) GND (Pin 6)	13	CRT	VREG (Pin 10) CRT (Pin 13) GND (Pin 6)
6	GND	-			
7	PBUS	VREG (Pin 10) PBUS (Pin 7) GND	14	DISC	
		GND (Pin 6)			(Pin 15)
8	N.C		15	EN	GND (Pin 6)
			16	VIN	-

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.

6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

7. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

8. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

9. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

Operational Notes – continued

10. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 30. Example of Monolithic IC Structure

11. Ceramic Capacitor

heat damage.


When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

12. Thermal Shutdown Circuit (TSD)


This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF power output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation. Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from

www.rohm.com ©2018 ROHM Co., Ltd. All rights reserved. TSZ22111 • 15 • 001


Ordering Information



Marking Diagram



Physical Dimension and Packing Information



Revision History

Date	Revision	Changes					
18.Sep.2018	001	New Release					

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSI	CLASSI	CLASS II b	CLASSI
CLASSⅣ	CLASSII	CLASSⅢ	CLASSII

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to carefully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sales representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate and/or error-free. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.