

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™ II

FEATURES:

- · Ref input is 5V tolerant
- 4 pairs of programmable skew outputs
- Low skew: 185ps same pair, 250ps all outputs
- Selectable positive or negative edge synchronization: Excellent for DSP applications
- · Synchronous output enable
- Input frequency: 2MHz to 200MHz
- Output frequency: 6MHz to 200MHz
- · 3-level inputs for skew and PLL range control
- 3-level inputs for feedback divide selection multiply / divide ratios of (1-6, 8, 10, 12) / (2, 4)
- PLL bypass for DC testing
- External feedback, internal loop filter
- 12mA balanced drive outputs
- Low Jitter: <100ps cycle-to-cycle
- Power-down mode
- · Lock indicator
- Available in TQFP package

FUNCTIONAL BLOCK DIAGRAM


DESCRIPTION:

The IDT5V995 is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V995 has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hardwired to appropriate HIGH-MID-LOW levels.

The feedback input allows divide-by-functionality from 1 to 12 through the use of the DS[1:0] inputs. This provides the user with frequency multiplication from 1 to 12 without using divided outputs for feedback.

When the $\overline{\text{sOE}}$ pin is held low, all the outputs are synchronously enabled. However, if $\overline{\text{sOE}}$ is held high, all the outputs except 2Q0 and 2Q1 are synchronously disabled. The LOCK output asserts to indicate when Phase Lock has been achieved.

Furthermore, when PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF. The IDT5V995 has LVTTL outputs with 12mA balanced drive outputs.




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

February 20, 2009

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK II

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	า	Max	
Vddq, Vdd	Supply Voltage to Ground		-0.5 to +4.6	V
Vi	DC Input Voltage		-0.5 to VDD+0.5	V
	REF Input Voltage		-0.5 to +5.5	V
	Maximum Power	TA = 85°C	0.7	W
	Dissipation	TA = 55°C	1.1	
TSTG	Storage Temperature F	lange	-65 to +150	°C

NOTE:

 Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.

$CAPACITANCE(TA = +25^{\circ}C, f = 1MHz, VIN = 0V)$

Parameter	Description	Тур.	Max.	Unit
CIN	Input Capacitance	5	7	pF

NOTE:

1. Capacitance applies to all inputs except TEST, FS, $nF_{[1:0]}, \ and \ DS_{[1:0]}.$

PIN DESCRIPTION

Pin Name	Туре	Description
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST ⁽¹⁾	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew Selections (See Control Summary
		Table) remain in effect. Set LOW for normal operation.
SOE ⁽¹⁾	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except $2Q_0$ and $2Q_1$) in a LOW state (for PE = H) - $2Q_0$ and $2Q_1$ may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and \overline{sOE} is HIGH, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0] = LL. Set \overline{sOE} LOW for normal operation (has internal pull-down).
PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference
		clock (has internal pull-up).
nF[1:0]	IN	3-level inputs for selecting 1 of 9 skew taps or frequency functions
FS	IN	Selects appropriate oscillator circuit based on anticipated frequency range. (See Programmable Skew Range.)
nQ[1:0]	OUT	Four banks of two outputs with programmable skew
DS[1:0]	IN	3-level inputs for feedback divider selection
PD	IN	Power down control. Shuts off entire chip when LOW (has internal pull-up).
LOCK	OUT	PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the
		inputs. (For more information on application specific use of the LOCK pin, please see AN237.)
VDDQ	PWR	Power supply for output buffers
Vdd	PWR	Power supply for phase locked loop, lock output, and other internal circuitry
GND	PWR	Ground

NOTE:

1. When TEST = MID and \overline{sOE} = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.

PROGRAMMABLESKEW

Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit (tu) which ranges from 625ps to 1.3ns (see Programmable Skew Range and Resolution Table). There are nine skew configurations available for each output pair. These configurations are chosen by the nF1:0 control pins. In order to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Control Summary Table shows how to select specific skew taps by using the nF1:0 control pins.

EXTERNAL FEEDBACK

By providing external feedback, the IDT5V995 gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly. An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE

	FS = LOW	FS = MID	FS = HIGH	Comments
Timing Unit Calculation (tu)	1/(32 х FNOM)	1/(16 х FNOM)	1/(8 х FNOM)	
VCO Frequency Range (FNOM) ^(1,2)	24 to 50MHz	48 to 100MHz	96 to 200MHz	
Skew Adjustment Range ⁽³⁾				
Max Adjustment:	±7.8125ns	±7.8125ns	±7.8125ns	ns
	±67.5°	±135°	±270°	Phase Degrees
	±18.75%	±37.5%	±75%	% of Cycle Time
Example 1, FNOM = 25MHz	t∪ = 1.25ns	—	—	
Example 2, FNOM = 37.5MHz	t∪=0.833ns	—	—	
Example 3, FNOM = 50MHz	t∪=0.625ns	t∪ = 1.25ns	—	
Example 4, FNOM = 75MHz	—	t∪=0.833ns	—	
Example 5, FNOM = 100MHz	—	t∪=0.625ns	t∪ = 1.25ns	
Example 6, FNOM = 150MHz	-	—	t∪=0.833ns	
Example 7, FNOM = 200MHz	—	_	t∪=0.625ns	

NOTES:

1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed.

2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be FNOM when the output connected to FB is undivided and DS[1:0] = MM. The frequency of the REF and FB inputs will be FNOM /4 when the part is configured for frequency multiplication by using a divided output as the FB input and setting DS[1:0] = MM. Using the DS[1:0] inputs allows a different method for frequency multiplication (see Divide Selection Table).

3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a 4tu skewed output is used for feedback, all other outputs will be skewed -4tu in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to output pairs 3 and 4 where ± 6tu skew adjustment is possible and at the lowest FNOM value.

DIVIDE SELECTION TABLE

DS [1:0]	FB Divide-by-n	Permitted Output Divide-by-n connected to FB ⁽¹⁾
Ш	2	1 or 2
LM	3	1
LH	4	1, 2, or 4
ML	5	1 or 2
MM	1	1, 2, or 4
MH	6	1 or 2
HL	8	1 or 2
HM	10	1
НН	12	1

NOTE:

1. Permissible output division ratios connected to FB. The frequency of the REF input will be FNOM/N when the part is configured for frequency multiplication by using an undivided output for FB and setting DS[1:0] to N (N = 1-6, 8, 10, 12).

CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS

nF1:0	Skew (Pair #1, #2)	Skew (Pair #3)	Skew (Pair #4)
LL ⁽¹⁾	-4tu	Divide by 2	Divide by 2
LM	3tu	—6t∪	–6t∪
LH	2tu	4t∪	4t∪
ML	-1tu	—2t∪	–2t∪
MM	Zero Skew	Zero Skew	Zero Skew
MH	1t∪	2tu	2t∪
HL	2tu	4tu	4t∪
HM	3t∪	6tU	6tu
НН	4t∪	Divide by 4	Inverted ⁽²⁾

NOTES:

1. LL disables outputs if TEST = MID and $\overline{\text{sOE}}$ = HIGH.

2. When pair #4 is set to HH (inverted), SOE disables pair #4 HIGH when PE = HIGH, SOE disables pair #4 LOW when PE = LOW.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
Vdd/Vddq	Power Supply Voltage	3	3.3	3.6	V
TA	Ambient Operating Temperature	-40	+25	+85	°C

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Conditions		Min.	Max.	Unit
Vih	Input HIGH Voltage	Guaranteed Logic HIGH (REF,	FB Inputs Only)	2	_	V
VIL	Input LOW Voltage	Guaranteed Logic LOW (REF,	FB Inputs Only)	—	0.8	V
VIHH	Input HIGH Voltage ⁽¹⁾	3-Level Inputs Only		Vdd-0.6	_	V
VIMM	Input MID Voltage ⁽¹⁾	3-Level Inputs Only		VDD/2-0.3	VDD/2+0.3	V
VILL	Input LOW Voltage ⁽¹⁾	3-Level Inputs Only		_	0.6	V
lin	Input Leakage Current	VIN = VDD or GND		—5	+5	μA
	(REF, FB Inputs Only)	VDD = Max.				
		VIN = VDD	HIGH Level	—	+200	
Із	3-Level Input DC Current	VIN = VDD/2	MID Level	—50	+50	μA
	(TEST, FS, nF[1:0], DS[1:0])	VIN = GND	LOW Level	-200		
IPU	Input Pull-Up Current (PE, PD)	Vdd = Max., VIN = GND	•	—25	_	μA
IPD	Input Pull-Down Current (SOE)	Vdd = Max., VIN = Vdd		—	+100	μA
Vон	Output HIGH Voltage	Vdd = Min., IOH = -2mA (LOC	K Output)	2.4	_	V
		VDDQ = Min., IOH = -12mA (nC	[1:0] Outputs)	2.4	—	
Vol	Output LOW Voltage	VDD = Min., IOL = 2mA (LOCK	Output)	—	0.4	V
		VDDQ = Min., IOL = 12mA (nQ[1:	o] Outputs)	—	0.4	

NOTE:

1. These inputs are normally wired to VDD, GND, or unconnected. Internal termination resistors bias unconnected inputs to VDD/2. If these inputs are switched, the function and timing of the outputs may be glitched, and the PLL may require an additional tLOCK time before all datasheet limits are achieved.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ. ⁽²⁾	Max.	Unit
IDDQ	Quiescent Power Supply Current	VDD = Max., TEST = MID, REF = LOW,	20	30	mA
		$PE = LOW, \overline{sOE} = LOW, \overline{PD} = HIGH$			
		FS = MID, All outputs unloaded			
IDDPD	Power Down Current	$VDD = Max., \overline{PD} = LOW, \overline{SOE} = LOW$	_	25	μA
		PE = HIGH, TEST = HIGH, FS = HIGH			
		nF[1:0] = HH, DS[1:0] = HH			
Δ IDD	Power Supply Current per Input HIGH	VIN = 3V, VDD = Max., PD = LOW, TEST = HIGH	1	30	μA
	(REF and FB inputs only)				
		FS = L	190	290	
IDDD	Dynamic Power Supply Current per Output	FS = M	150	230	μA/MHz
		FS = H	130	200	
		FS = L , Fvco = 50MHz, CL = 0pF	56	—	
Ітот	Total Power Supply Current	FS = M , Fvco = 100MHz, CL = 0pF	80	_	mA
		FS = H, Fvco = 200MHz, CL = 0pF	125	_	

NOTES:

1. Measurements are for divide-by-1 outputs, $nF_{[1:0]} = MM$, and $DS_{[1:0]} = MM$.

2. For nominal voltage and temperature.

INPUT TIMING REQUIREMENTS

Symbol	Description ⁽¹⁾		Min.	Max.	Unit
tR, tF	Maximum input rise and fall times, 0.8V to 2V		—	10	ns/V
tPWC	Input clock pulse, HIGH or LOW		2	—	ns
DH	Input duty cycle		10	90	%
		FS = LOW	2	50	
Fref	Reference clock input frequency	FS = MID	4	100	MHz
		FS = HIGH	8	200	

NOTE:

1. Where pulse width implied by DH is less than tPWc limit, tPWc limit applies.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Min.	Тур.	Max.	Unit
FNOM	VCO Frequency Range	See Prog	rammable Skew Ra	nge and Resoluti	on Table
tRPWH	REF Pulse Width HIGH ⁽¹⁾	2	—	_	ns
tRPWL	REF Pulse Width LOW ⁽¹⁾	2	—		ns
tu	Programmable Skew Time Unit	See	Control Summary 7	Fable	•
t SKEWPR	Zero Output Matched-Pair Skew (xQ0, xQ1) ^(2,3)	_	50	185	ps
tSKEW0	Zero Output Skew (All Outputs) ⁽⁴⁾	_	0.1	0.25	ns
tSKEW1	Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) ⁽⁵⁾	_	0.1	0.25	ns
tSKEW2	Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided) ⁽⁵⁾	_	0.2	0.5	ns
tSKEW3	Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) ⁽⁵⁾	_	0.15	0.5	ns
tSKEW4	Output Skew (Rise-Fall, Nominal-Divided, Divided-Inverted) ⁽²⁾	_	0.3	0.9	ns
tDEV	Device-to-Device Skew ^(2,6)	_	—	0.75	ns
(ø)1-3	Static Phase Offset (FS = L, M, H) (FB Divide-by-n = 1, 2, 3) ⁽⁷⁾	-0.25	—	0.25	ns
(φ)H	Static Phase Offset (FS = H) ⁽⁷⁾	-0.25	—	0.25	ns
t(φ)M	Static Phase Offset (FS = M) ⁽⁷⁾	0.5	—	0.5	ns
t(φ)L1-6	Static Phase Offset (FS = L) (FB Divide-by-n = 1, 2, 3, 4, 5, 6) ⁽⁷⁾	-0.7	—	0.7	ns
t(φ)L8-12	Static Phase Offset (FS = L) (FB Divide-by-n = 8, 10, 12) ⁽⁷⁾	-1	—	1	ns
tODCV	Output Duty Cycle Variation from 50%	-1	0	1	ns
tPWH	Output HIGH Time Deviation from 50% ⁽⁸⁾	_	—	1.5	ns
tPWL	Output LOW Time Deviation from 50% ⁽⁹⁾	_	—	2	ns
tORISE	Output Rise Time	0.15	0.7	1.5	ns
tofall	Output Fall Time	0.15	0.7	1.5	ns
t LOCK	PLL Lock Time ^(10,11)	_	—	0.5	ms
tCCJH	Cycle-to-Cycle Output Jitter (peak-to-peak)	_	—	100	
	(divide by 1 output frequency, FS = H, FB divide-by-n=1,2)				
tCCJHA	Cycle-to-Cycle Output Jitter (peak-to-peak)	_	—	150	1
	(divide by 1 output frequency, FS = H, FB divide-by-n=any)				
tсслм	Cycle-to-Cycle Output Jitter (peak-to-peak)	—	_	150	ps
	(divide by 1 output frequency, FS = M)				
tCCJL	Cycle-to-Cycle Output Jitter (peak-to-peak)	_	_	200	1
	(divide by 1 output frequency, FS = L, FREF > 3MHz)				
tCCJLA	Cycle-to-Cycle Output Jitter (peak-to-peak)	_	_	300	1
	(divide by 1 output frequency, FS = L, FREF < 3MHz)				

NOTES:

1. Refer to Input Timing Requirements table for more detail.

2. Skew is the time between the earliest and the latest output transition among all outputs for which the same to delay has been selected when all are loaded with the specified load.

3. tskewpr is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tu.

4. tsk(0) is the skew between outputs when they are selected for Otu.

There are 3 classes of outputs: Nominal (multiple of tu delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode). Test condition: nF0:1=MM is set on unused outputs.

6. tDEV is the output-to-output skew between any two devices operating under the same conditions (VDDQ, VDD, ambient temperature, air flow, etc.)

7. to is measured with REF input rise and fall times (from 0.8V to 2V) of 0.5ns. Measured from 1.5V on REF to 1.5V on FB.


8. Measured at 2V.

9. Measured at 0.8V.


10. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VDD/VDDQ is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.


11. Lock detector may be unreliable for input frequencies less than approximately 4MHz, or for input signals which contain significant jitter.

AC TEST LOADS AND WAVEFORMS




For LOCK output










LVTTL Input Test Waveform

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK II

AC TIMING DIAGRAM



NOTES:

- PE: The AC Timing Diagram applies to PE=Vob. For PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.
- Skew: The time between the earliest and the latest output transition among all outputs for which the same tu delay has been selected when all are loaded with 20pF and terminated with 75Ω to VDDQ/2.
- tskewpr: The skew between a pair of outputs (xQo and xQ1) when all eight outputs are selected for Otu.
- tskewo: The skew between outputs when they are selected for Otu.
- tDEV: The output-to-output skew between any two devices operating under the same conditions (VDDQ, VDD, ambient temperature, air flow, etc.)
- topcv: The deviation of the output from a 50% duty cycle. Output pulse width variations are included in tskew2 and tskew4 specifications.


tPWH is measured at 2V.

tPWL is measured at 0.8V.

torise and torall are measured between 0.8V and 2V.

tLOCK: The time that is required before synchronization is achieved. This specification is valid only after VDD/VDDQ is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.

ORDERINGINFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: clockhelp@idt.com