

2.5V LVDS 1:16 GLITCHLESS CLOCK BUFFER TERABUFFER™ II

IDT5T93GL16

FEATURES:

- Guaranteed Low Skew < 25ps (max)
- Very low duty cycle distortion < 100ps (max)
- High speed propagation delay < 2ns (max)
- Up to 650MHz operation
- · Glitchless input clock switching
- · Selectable inputs
- · Hot insertable and over-voltage tolerant inputs
- 3.3V / 2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input interface
- · Selectable differential inputs to sixteen LVDS outputs
- · Power-down mode
- 2.5V VDD
- · Available in VFQFPN package

APPLICATIONS:


· Clock distribution

DESCRIPTION:

The IDT5T93GL162.5V differential clock buffer is a user-selectable differential input to sixteen LVDS outputs. The fanout from a differential input to sixteen LVDS outputs reduces loading on the preceding driver and provides an efficient clock distribution network. The IDT5T93GL16 can act as a translator from a differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input to LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be used to translate to LVDS outputs. The redundant input capability allows for a glitchless change-over from a primary clock source to a secondary clock source. Selectable inputs are controlled by SEL. During the switchover, the output will disable low for up to three clock cycles of the previously-selected input clock. The outputs will remain low for up to three clock cycles of the newly-selected clock, after which the outputs will start from the newly-selected input. A FSEL pin has been implemented to control the switchover in cases where a clock source is absent or is driven to DC levels below the minimum specifications.

The IDT5T93GL16 outputs can be asynchronously enabled/disabled. When disabled, the outputs will drive to the value selected by the GL pin. Multiple power and grounds reduce noise.


FUNCTIONAL BLOCK DIAGRAM QL D



The IDT logo is a registered trademark of Integrated Device Technology, Inc. $\begin{tabular}{ll} INDUSTRIAL & TEMPERATURE & RANULAR &$

JANUARY 2007

PIN CONFIGURATION



VFQFPN TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VDD	Power Supply Voltage	-0.5 to +3.6	٧
Vı	Input Voltage	-0.5 to +3.6	٧
Vo	Output Voltage ⁽²⁾	-0.5 to VDD +0.5	٧
Tstg	Storage Temperature	-65 to +150	°C
TJ	Junction Temperature	150	°C

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Not to exceed 3.6V.

CAPACITANCE(1) $(TA = +25^{\circ}C, F = 1.0MHz)$

Symbol	Parameter	Min	Тур.	Max.	Unit
CIN	Input Capacitance			3	pF

NOTE:

1. This parameter is measured at characterization but not tested

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
TA	Ambient Operating Temperature	-40	+25	+85	°C
VDD	Internal Power Supply Voltage	2.3	2.5	2.7	V

PIN DESCRIPTION

Symbol	I/O	Туре	Description
A[1:2]	Ι	Adjustable ^(1,4)	Clock input. A[1:2] is the "true" side of the differential clock input.
Ā[1:2]	I	Adjustable ^(1,4)	Complementary clock inputs. $\overline{A}[1:2]$ is the complementary side of A[1:2]. For LVTTL single-ended operation, $\overline{A}[1:2]$ should be set to the
			desired toggle voltage for A[1:2]:
			3.3V LVTTL VREF = 1650mV
			2.5V LVTTL VREF = 1250mV
G ₁	I	LVTTL	Gate control for differential outputs Q1 and $\overline{\mathbb{Q}}$ 1 through Q8 and $\overline{\mathbb{Q}}$ 8. When $\overline{\mathbb{G}}$ 1 is LOW, the differential
			outputs are active. When \overline{G}_1 is HIGH, the differential outputs are asynchronously driven to the level designated by $GL^{(2)}$.
G ₂	1	LVTTL	Gate control for differential outputs Q9 and $\overline{\mathbb{Q}}$ 9 through Q16 and $\overline{\mathbb{Q}}$ 16. When $\overline{\mathbb{G}}$ 2 is LOW, the differential outputs are active. When $\overline{\mathbb{G}}$ 2 is
			HIGH, the differential outputs are asynchronously driven to the level designated by GL ⁽²⁾ .
GL	I	LVTTL	Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true"
			outputs disable LOW and "complementary" outputs disable HIGH.
Qn	0	LVDS	Clock outputs
Qn	0	LVDS	Complementary clock outputs
SEL	I	LVTTL	Reference clock select. When LOW, selects A2 and \overline{A}_2 . When HIGH, selects A1 and \overline{A}_1 .
PD	I	LVTTL	Power-down control. Shuts off entire chip. If LOW, the device goes into low power mode. Inputs and outputs are disabled. Both
			"true" and "complementary" outputs will pull to Vdd. Set HIGH for normal operation. (3)
FSEL	I	LVTTL	At a rising edge, FSEL forces select to the input designated by SEL. Set LOW for normal operation.
VDD		PWR	Power supply for the device core and inputs
GND		PWR	Ground
		•	

NOTES:

1. Inputs are capable of translating the following interface standards:

Single-ended 3.3V and 2.5V LVTTL levels

Differential HSTL and eHSTL levels

Differential LVEPECL (2.5V) and LVPECL (3.3V) levels

Differential LVDS levels

Differential CML levels

- 2. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.
- 3. It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-up after asserting PD.
- 4. The user must take precautions with any differential input interface standard being used in order to prevent instability when there is no input signal.

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING RANGE FOR LVTTL⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽²⁾	Max	Unit		
Input Charac	Input Characteristics							
Іін	Input HIGH Current	$V_{DD} = 2.7V$	_	_	±5	μΑ		
lıL	Input LOW Current	VDD = 2.7V	_	_	±5			
Vık	Clamp Diode Voltage	VDD = 2.3V, IIN = -18mA	_	- 0.7	- 1.2	V		
Vin	DC Input Voltage		- 0.3		+3.6	V		
ViH	DC Input HIGH		1.7		_	V		
VIL	DC Input LOW		_		0.7	V		
Vтні	DC Input Threshold Crossing Voltage			V _{DD} /2		V		
VREF	Single-Ended Reference Voltage(3)	3.3VLVTTL	_	1.65	_	V		
		2.5VLVTTL	_	1.25	_			

NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. Typical values are at VDD = 2.5V, +25°C ambient.
- 3. For A[1:2] single-ended operation, \overline{A} [1:2] is tied to a DC reference voltage.

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING RANGE FOR DIFFERENTIAL INPUTS⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽⁴⁾	Max	Unit		
Input Characteristics								
Іін	Input HIGH Current	$V_{DD} = 2.7V$	_	_	±5	μΑ		
lı∟	Input LOW Current	$V_{DD} = 2.7V$	_	_	±5			
Vık	Clamp Diode Voltage	VDD = 2.3V, IIN = -18mA	_	- 0.7	- 1.2	V		
Vin	DC Input Voltage		- 0.3		+3.6	V		
VDIF	DC Differential Voltage ⁽²⁾		0.1		_	V		
Vсм	DC Common Mode Input Voltage ⁽³⁾		0.05		V _{DD}	V		

NOTES:

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. VDIF specifies the minimum input differential voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.
- 3. Vcm specifies the maximum allowable range of (VTR + VcP) /2.
- 4. Typical values are at VDD = 2.5V, +25°C ambient.

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING RANGE FOR LVDS⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽²⁾	Max	Unit			
Output Char	Output Characteristics								
Vor(+)	Differential Output Voltage for the True Binary State		247	_	454	mV			
Vот(-)	Differential Output Voltage for the False Binary State		247	_	454	mV			
ΔV от	Change in Vo⊤ Between Complementary Output States		_	_	50	mV			
Vos	Output Common Mode Voltage (Offset Voltage)		1.125	1.2	1.375	V			
ΔV os	Change in Vos Between Complementary Output States		_	-	50	mV			
los	Outputs Short Circuit Current	Vout + and Vout - = 0V	_	12	24	mA			
losd	Differential Outputs Short Circuit Current	Vout + = Vout -	_	6	12	mA			

- 1. See RECOMMENDED OPERATING RANGE table.
- 2. Typical values are at VDD = 2.5V, +25°C ambient.

DIFFERENTIAL INPUT ACTEST CONDITIONS FOR HSTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	750	mV
Dн	Duty Cycle	50	%
Vтні	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tR, tF	Input Signal Edge Rate ⁽⁴⁾	2	V/ns

NOTES:

- 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DIFFERENTIAL INPUT ACTEST CONDITIONS FOR eHSTL

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	900	mV
Dн	Duty Cycle	50	%
Vтні	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	2	V/ns

NOTES:

- 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVEPECL (2.5V) AND LVPECL (3.3V)

Symbol	Parameter		Value	Units
VDIF	Input Signal Swing ⁽¹⁾		732	mV
Vx	Differential Input Signal Crossing Point ⁽²⁾ LVEPECL		1082	mV
		LVPECL	1880	
Dн	Duty Cycle		50	%
Vтні	Input Timing Measurement Reference Level ⁽³⁾		Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾		2	V/ns

- 1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. 1082mV LVEPECL (2.5V) and 1880mV LVPECL (3.3V) crossing point levels are specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DIFFERENTIAL INPUT ACTEST CONDITIONS FOR LVDS

Symbol	Parameter	Value	Units
VDIF	Input Signal Swing ⁽¹⁾	400	mV
Vx	Differential Input Signal Crossing Point ⁽²⁾	1.2	V
Dн	Duty Cycle	50	%
Vтні	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	2	V/ns

NOTES:

- 1. The 400mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.
- 2. A 1.2V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.
- 3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.
- 4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

AC DIFFERENTIAL INPUT SPECIFICATIONS(1)

Symbol	Parameter	Min.	Тур.	Max	Unit
VDIF	AC Differential Voltage ⁽²⁾	0.1	_	3.6	٧
Vıx	Differential Input Crosspoint Voltage	0.05	_	V _{DD}	V
Vсм	Common Mode Input Voltage Range ⁽³⁾	0.05	_	V _{DD}	V
Vin	Input Voltage	- 0.3		+3.6	V

NOTES:

- 1. The output will not change state until the inputs have crossed and the minimum differential voltage defined by VDIF has been met or exceeded.
- 2. VDIF specifies the minimum input voltage (VTR VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.
- 3. Vcm specifies the maximum allowable range of (VTR + VcP) /2.

POWER SUPPLY CHARACTERISTICS FOR LVDS OUTPUTS(1)

Symbol	Parameter	Test Conditions	Тур.	Max	Unit
Iddq	Quiescent VDD Power Supply Current	VDD = Max., All Input Clocks = LOW(2)	_	350	mA
		Outputs enabled			
Ітот	Total Power Vdd Supply Current	VDD = 2.7V., FREFERENCE CLOCK = 650MHz	ı	360	mA
IPD	Total Power Down Supply Current	PD = LOW	1	5	mA


- 1. These power consumption characteristics are for all the valid input interfaces and cover the worst case conditions.
- 2. The true input is held LOW and the complementary input is held HIGH.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE(1,5)

Symbol	Parameter	Min.	Тур.	Max	Unit
Skew Parameters					
tsk(o)	Same Device Output Pin-to-Pin Skew ⁽²⁾	_	_	25	ps
tsk(P)	Pulse Skew ⁽³⁾	_	-	100	ps
tsk(PP)	Part-to-Part Skew ⁽⁴⁾	_	-	300	ps
Propagation Dela	у				
t PLH	Propagation Delay A, A Crosspoint to Qn, Qn Crosspoint	_	1.5	2	ns
t PHL					
fo	Frequency Range ⁽⁶⁾	_	-	650	MHz
Output Gate Enab	le/Disable Delay				
tpgE	Output Gate Enable Crossing Vтн to Qn/Qn Crosspoint	_	T -	3.5	ns
tpgd	Output Gate Disable Crossing VTHI to Qn/Qn Crosspoint Driven to GL Designated Level	_	_	3.5	ns
Power Down Tim	ning				
t PWRDN	\overline{PD} Crossing VTHI to Qn = VDD, \overline{Qn} = VDD			100	μS
tewrue	Output Gate Disable Crossing VTHI to Qn/Qn Driven to GL Designated Level	_	<u> </u>	100	μS

- 1. AC propagation measurements should not be taken within the first 100 cycles of startup.
- 2. Skew measured between crosspoints of all differential output pairs under identical input and output interfaces, transitions and load conditions on any one device.
- 3. Skew measured is the difference between propagation delay times tehl and telh of any single differential output pair under identical input and output interfaces, transitions and load conditions on any one device.
- 4. Skew measured is the magnitude of the difference in propagation times between any single differential output pair of two devices, given identical transitions and load conditions at identical VDD levels and temperature.
- 5. All parameters are tested with a 50% input duty cycle.
- 6. Guaranteed by design but not production tested.

DIFFERENTIAL ACTIMING WAVEFORMS




Output Propagation and Skew Waveforms

NOTES:

1. Pulse skew is calculated using the following expression: $ts \kappa(P) = \mid tPHL - tPLH \mid$

Note that the tPHL and tPLH shown above are not valid measurements for this calculation because they are not taken from the same pulse.


2. AC propagation measurements should not be taken within the first 100 cycles of startup.



Differential Gate Disable/Enable Showing Runt Pulse Generation


NOTE:

1. As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their \overline{Gx} signals to avoid this problem.



Glitchless Output Operation with Switching Input Clock Selection


- 1. When SEL changes, the output clock goes LOW on the falling edge of the output clock up to three cycles later. The output then stays LOW for up to three clock cycles of the new input clock. After this, the output starts with the rising edge of the new input clock.
- 2. AC propagation measurements should not be taken within the first 100 cycles of startup.



FSEL Operation for When Current Clock Dies


NOTES:

- 1. When the differential on the selected clock goes below the minimum DC differential, the outputs clock goes to an unknown state. When this happens, the SEL pin should be toggled and FSEL asserted in order to force selection of the new input clock. The output clock will start up after a number of cycles of the newly-selected input clock.
- 2. The FSEL pin should stay asserted until the problem with the dead clock can be fixed in the system.
- 3. It is recommended that the FSEL be tied HIGH for systems that use only one input. If this is not possible, the user must guarantee that the unused input have a differential greater than or equal to the minimum DC differential specified in the datasheet.



FSEL Operation for When Opposite Clock Dies


- 1. When the differential on the non-selected clock goes below the minimum DC differential, the outputs clock goes to an unknown state. When this happens, the FSEL pin should be asserted in order to force selection of the new input clock. The output clock will start up after a number of cycles of the newly-selected input clock.
- 2. The FSEL pin should stay asserted until the problem with the dead clock can be fixed in the system.
- 3. It is recommended that the FSEL be tied HIGH for systems that use only one input. If this is not possible, the user must guarantee that the unused input have a differential greater than or equal to the minimum DC differential specified in the datasheet.



Selection of Input While Protecting Against When Opposite Clock Dies

NOTES:


- 1. If the user holds FSEL HIGH, the output will not be affected by the deselected input clock.
- 2. The output will immediately be driven to LOW once FSEL is asserted. This may cause glitching on the output. The output will restart with the input clock selected by the SEL pin
- 3. If the user decides to switch input clocks, the user must de-assert FSEL, then assert FSEL after toggling the SEL input pin. The output will be driven LOW and will restart with the input clock selected by the SEL pin.



Power Down Timing

- 1. It is recommended that outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-up after asserting PD.
- 2. The POWER DOWN TIMING diagram assumes that GL is HIGH.
- 3. It should be noted that during power-down mode, the outputs are both pulled to VDD. In the POWER DOWN TIMING diagram this is shown when Qn Qn goes to VDIF = 0.


TEST CIRCUITS AND CONDITIONS




Test Circuit for Differential Input

DIFFERENTIAL INPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
Vтні	Crossing of A and \overline{A}	V



Test Circuit for DC Outputs and Power Down Tests




Test Circuit for Propagation, Skew, and Gate Enable/Disable Timing

LVDS OUTPUT TEST CONDITION

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
CL	O ⁽¹⁾	pF
	8 ^(1,2)	
RL	50	Ω

- 1. Specifications only apply to "Normal Operations" test condition. The TIA/EIA specification load is for reference only.
- 2. The scope inputs are assumed to have a 2pF load to ground. Tia/Eia 644 specifies 5pF between the output pair. With CL = 8pF, this gives the test circuit appropriate 5pF equivalent load.

RECOMMENDED LANDING PATTERN



NL 52 pin

NOTE: All dimensions are in millimeters.

ORDERING INFORMATION

