

HIGH-SPEED 2.5V 707 256/128K x 72 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE

70T3719/99M

Features:


- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed data access
 - Commercial: 3.6ns (166MHz)

4.2ns (133MHz)(max.)

- Industrial: 4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Interrupt and Collision Detection Flags
- Full synchronous operation on both ports
 - 6ns cycle time, 166MHz operation (23.9Gbps bandwidth)
 - Fast 3.6ns clock to data out
 - Self-timed write allows fast cycle time

- 1.7ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 166MHz
- Data input, address, byte enable and control registers
- Separate byte controls for multiplexed bus and bus matching compatibility
- Dual Cycle Deselect (DCD) for Pipelined Output Mode
- 2.5V (±100mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available at 133MHz
- Available in a 324-pin Green Ball Grid Array (BGA)
- Includes JTAG Functionality
- Green parts available, see ordering information

Functional Block Diagram



1. Address A_{17} is a NC for the IDT70T3799.

2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

NOVEMBER 2019



Description:

The IDT70T3719/99M is a high-speed 256K/128K x 72 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70T3719/99M has been optimized for applications having unidirec-

tional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE} 0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70T3719/99M can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V.



Pin Configuration (2,3,4,5)

70T3719/99M BBG324⁽⁶⁾

324-Pin BGA Top View⁽⁷⁾

06/27/05	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
А	I/O39R	I/O38R	VO37R	I/O36R	COL	A15L	A _{12L}	A ₈ L	BE ₇ L	BE2L	CE ₁ L	ĀDSL	AGL	A1L	I/O32R	I/O33R	I/O34R	I/O35R	А
В	I/O _{39L}	I/O _{38L}	I/O _{37L}	VO36L	TDO	A 17L ⁽¹⁾	A13L	A _{10L}	BE _{6L}	BE _{5L}	BE _{1L}	ŌĒL	REPEATL	Aol	VO32L	I/O33L	VO _{34L}	I/O _{35L}	В
С	I/O _{40R}	VO41R	VO42R	I/O43R	ĪNT∟	A16L	A11L	A7L	BEOL	<u>CE</u> ₀∟	R/WL	CNTENL	A ₄ L	Азь	VO31R	I/O30R	I/O29R	I/O _{28R}	С
D	I/O _{40L}	VO41L	VO42L	I/O43L	TDI	NC	A ₁₄ L	A ₉ L	BE _{4L}	BE₃L	CLKL	A ₅ L	A ₂ L	ZZL	I/O31L	VO30L	VO29L	I/O28L	D
Е	I/O _{47R}	I/O _{46R}	I/O _{45R}	I/O44R	PL/FT _L	V _{DD}	VDDQL	VDDQR	VDDQR	VDDQL	VDDQL	VDDQR	VDDQR	OPTL	I/O _{24R}	I/O _{25R}	I/O _{26R}	I/O _{27R}	Е
F	I/O _{47L}	VO46L	VO45L	VO44L	V _{DD}	V _{DD}	VDDQL	Vss	Vss	Vss	V _{DD}	V _{DD}	VDD	V _{DD}	VO24L	I/O _{25L}	VO26L	VO27L	F
G	I/O _{48R}	I/O _{49R}	I/O _{50R}	I/O _{51R}	VDDQR	VDDQR	Vss	Vss	Vss	Vss	Vss	Vss	VDDQR	VDDQR	I/O23R	I/O22R	I/O21R	I/O _{20R}	G
Н	I/O ₄₈ L	VO49L	VO50L	VO51L	VDDQL	VDDQL	Vss	Vss	Vss	Vss	Vss	Vss	VDDQL	VDDQL	VO23L	VO22L	VO21L	VO20L	Н
J	I/O _{55R}	I/O _{54R}	I/O53R	I/O _{52R}	VDDQR	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VDDQR	I/O _{16R}	I/O _{17R}	I/O _{18R}	I/O _{19R}	J
K	I/O _{55L}	VO54L	VO53L	VO52L	VDDQR	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VDDQR	VO16L	VO17L	VO18L	VO19L	K
L	I/O _{56R}	I/O _{57R}	I/O _{58R}	I/O _{59R}	VDDQL	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	VDDQL	I/O _{15R}	I/O _{14R}	I/O13R	I/O _{12R}	L
М	I/O _{56L}	I/O _{57L}	I/O ₅₈ L	I/O _{59L}	VDDQL	V _{DD}	Vss	Vss	Vss	Vss	Vss	Vss	VDDQL	VDDQL	I/O _{15L}	VO _{14L}	VO13L	VO _{12L}	М
N	I/O63R	I/O _{62R}	I/O _{61R}	I/O _{60R}	VDDQR	VDDQR	VDDQL	VDDQL	Vss	Vss	VDD	VDDQR	VDDQR	VDDQR	I/O ₈ R	I/O ₉ R	I/O _{10R}	I/O _{11R}	N
Р	I/O _{63L}	I/O _{62L}	I/O _{61L}	I/O _{60L}	ZZ R	TMS	V _{DD}	V _{DD}	V _{DD}	VDDQL	VDDQL	V _{DD}	VDD	OPTR	I/O _{8L}	I/O ₉ L	VO10L	VO11L	Р
R	I/O _{64R}	I/O _{65R}	I/O66R	I/O _{67R}	COLR	A _{17R} ⁽¹⁾	A _{12R}	A ₉ R	BE _{4R}	Œ0R	OE r	A ₆ R	A ₂ R	A _{1R}	I/O7R	I/O ₆ R	I/O _{5R}	I/O ₄ R	R
T	I/O _{64L}	I/O _{65L}	I/O66L	VO67L	PL/FT _R	A16R	A13R	A _{7R}	BE _{7R}	BE₃ _R	CE _{1R}	ĀDSR	A ₄ R	Aor	I/O7L	I/O ₆ L	I/O ₅ L	I/O ₄ L	T
U	VO71R	VO70R	I/O ₆₉ R	I/O68R	TCK	ĪNTr	A _{14R}	A _{10R}	BE _{2R}	BE _{6R}	BE _{1R}	R/W _R	REPEATR	A _{3R}	I/Oor	I/O _{1R}	I/O ₂ R	I/O3R	U
٧	VO71L	I/O _{70L}	I/O69L	VO68L	TRST	NC	A15R	A11R	A ₈ R	BE _{5R}	BEOR	CLKR	CNTENR	A _{5R}	I/Ool	l/O ₁ L	I/O ₂ L	I/O3L	٧
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	

5687 tbl 01

- 1. Pin is a NC for IDT70T3799.
- 2. All VDD pins must be connected to 2.5V power supply.
- 3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VDD (2.5V), and 2.5V if OPT pin for that port is set to Vss (0V).
- 4. All Vss pins must be connected to ground supply.
- 5. Package body is approximately 19mm x 19mm x 1.76mm, with 1.0mm ball-pitch.
- 6. This package code is used to reference the package diagram.
- 7. This text does not indicate orientation of the actual part-marking.



Pin Names

Left Port		Namas				
	Right Port	Names				
CEOL, CE1L	CEOR, CE1R	Chip Enables (Input) ⁽⁶⁾				
R/WL	R/WR	Read/Write Enable (Input)				
ŌĒL	ŌĒR	Output Enable (Input)				
A0L - A17L ⁽⁵⁾	Aor - A17R ⁽⁵⁾	Address (Input)				
I/O0L - I/O71L	VO0R - VO71R	Data Input/Output				
CLKL	CLKR	Clock (Input)				
PL/FTL	PL/FT _R	Pipeline/Flow-Through (Input)				
ADSL	ADS _R	Address Strobe Enable (Input)				
<u>CNTEN</u> ∟	<u>CNTEN</u> _R	Counter Enable (Input)				
REPEATL	REPEAT _R	Counter Repeat ⁽³⁾				
BEOL - BE7L	BEOR - BE7R	Byte Enables (9-bit bytes) (Input) ⁽⁶⁾				
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) ⁽¹⁾ (Input)				
OPTL	OPTR	Option for selecting VDDQX ^(1,2) (Input)				
ZZL	ZZ R	Sleep Mode pin ⁽⁴⁾ (Input)				
V	DD	Power (2.5V) ⁽¹⁾ (Input)				
V	ss	Ground (0V) (Input)				
Т	DI	Test Data Input				
π	00	Test Data Output				
то	CK	Test Logic Clock (10MHz) (Input)				
TN	MS	Test Mode Select (Input)				
TR	ST	Reset (Initialize TAP Controller) (Input)				
ĪNT∟	ĪNT _R	Interrupt Flag (Output)				
COL	COLR	Collision Alert (Output)				

5687 tbl 02

- VDD, OPTx, and VDDQx must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VDD (2.5V), then that port's I/Os and controls will operate at 3.3V levels and VDDQX must be supplied at 3.3V. If OPTx is set to Vss (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDDQX must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When REPEATx is asserted, the counter will reset to the last valid address loaded via ADSx.
- 4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode. It is recommended that boundary scan not be operated during sleep mode.
- 5. Address A_{17x} is a NC for the IDT70T3799M.
- Chip Enables and Byte Enables are double buffered when PL/FT = ViH, i.e., the signals take two cycles to deselect.



Truth Table I—Read/Write and Enable Control (1,2,3,4,5)

11011	1 4 5	<u> </u>	10 4 47		Ellable Colli				
ŌĒ	CLK	CE ₀	CE1	Byte Enables	R∕ W	ZZ	I/O Operation ⁽⁶⁾	MODE	
Х	←	Η	Х	All $\overline{BE} = X$	х	لـ	All Bytes= High-Z	Deselected: Power Down	
Х		Х	L	All $\overline{BE} = X$	Х	L	All Bytes = High-Z	Deselected: Power Down	
Х		L	Н	All \overline{BE} = H	Х	L	All Bytes = High-Z	All Bytes Deselected	
Х	→	L	Н	$\overline{BE}_n = L$, All other $\overline{BE} = H$	L	L	Byten = DIN, All other Bytes = High-Z	Write to Byte X Only	
Х	↑	L	Н	$\overline{BE}_{4-7} = L, \overline{BE}_{0-3} = H$	L	L	Byte _{4.7} = D _{IN} , Byte _{0.3} = High-Z	Write to Lower Bytes Only	
Х	^	L	Н	$\overline{BE}_{4-7} = H, \overline{BE}_{0-3} = L$	L	L	Byte₄⁊ = High-Z, Byteo₃ = DiN	Write to Upper Bytes Only	
Х	^	L	Н	BE ₀₋₇ = L	L	L	Byteo-7 = DIN	Write to All Bytes	
L	^	L	Н	$\overline{BE}_n = L$, All other $\overline{BE} = H$	Н	L	Byten = Dout, All other Bytes = High-Z	Read Byte X Only	
L	←	L	Н	$\overline{BE}_{4-7} = L, \overline{BE}_{0-3} = H$	Н	٦	Byte47 = Dout, Byte03 = High-Z	Read Lower Bytes Only	
L	^	L	Н	$\overline{BE}_{4-7} = H, \overline{BE}_{0-3} = L$	Н	L	Byte47 = High-Z, Byte0-3 = Douт	Read Upper Bytes Only	
L	^	L	Н	All \overline{BE} = L	Н	L	All Bytes = Dout	Read All Bytes	
Н	Х	Х	Х	All $\overline{BE} = X$	×	L	All Bytes = High-Z	Outputs Disabled	
Х	Х	Х	Х	All $\overline{BE} = X$	Х	Н	All Bytes = High-Z	Sleep Mode	

5687 tbl 03

NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. \overline{ADS} , \overline{CNTEN} , $\overline{REPEAT} = X$.
- 3. \overline{OE} and ZZ are asynchronous input signals.
- 4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.
- 5. For the examples shown here, $\overline{BE}n$ may correspond to any of the eight byte enable signals.

Truth Table II—Address Counter Control (1,2)

А	ddress	Previous Internal Address	Internal Address Used	CLK	ADS ⁽⁴⁾	CNTEN	REPEAT ^(4,6)	I/O ⁽³⁾	MODE
	An	X	An		L	Х	Н	Di/o(n)	External Address Used
	Х	An	An + 1	→	Н	L ⁽⁵⁾	Н	Di/o(n+1)	Counter Enabled-Internal Address generation
	Х	An + 1	An + 1	↑	Н	Н	Н	Di/o(n+1)	Enabled Address Blocked-Counter disabled (An + 1 reused)
	Х	X	An	↑	Х	Х	L	Di/o(n)	Counter Set to last valid ADS load

5687 tbl 04

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. Read and write operations are controlled by the appropriate setting of $R\overline{W}$, \overline{CE}_0 , CE_1 , \overline{BE}_1 and \overline{OE}_2 .
- 3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
- 4. \overline{ADS} and \overline{REPEAT} are independent of all other memory control signals including \overline{CE}_0 , CE_1 and \overline{BE}_n .
- 5. The address counter advances if $\overline{\text{CNTEN}} = \text{V}_{\text{IL}}$ on the rising edge of CLK, regardless of all other memory control signals including $\overline{\text{CE}}_0$, CE₁, $\overline{\text{BE}}_{\text{IL}}$.
- 6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.



Recommended Operating Temperature and Supply Voltage (1)

Grade	Ambient Temperature	GND	VDD	
Commercial	0°C to +70°C	0V	2.5V <u>+</u> 100mV	
Industrial	-40°C to +85°C	0V	2.5V <u>+</u> 100mV	

NOTES:

5687 tb1 05

Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.4	2.5	2.6	٧
VDDQ	I/O Supply Voltage ⁽³⁾	2.4	2.5	2.6	٧
Vss	Ground	0	0	0	٧
VIH	Input High Volltage (Address, Control & Data I/O Inputs) ⁽³⁾	1.7		VDDQ + 100mV ⁽²⁾	>
VIН	Input High Voltage - JTAG	1.7		VDD + 100mV ⁽²⁾	>
VIН	Input High Voltage - ZZ, OPT, PIPE/FT	VDD - 0.2V		VDD + 100mV ⁽²⁾	V
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.7	٧
VIL	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 ⁽¹⁾		0.2	٧

NOTES:

5687 tbl 06a

- 1. V_{IL} (min.) = -1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- 2. VIH (max.) = VDDQ + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- 3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to Vss(0V), and VDDQX for that port must be supplied as indicated

Recommended DC Operating Conditions with VDDQ at 3.3V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	2.4	2.5	2.6	٧
VDDQ	I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	٧
Vss	Ground	0	0	0	٧
VIH	Input High Voltage (Address, Control &Data I/O Inputs) ⁽³⁾	2.0		VDDQ + 150mV ⁽²⁾	>
VIH	Input High Voltage - JTAG	1.7		VDD + 100mV ⁽²⁾	>
VIH	Input High Voltage - ZZ, OPT, PIPE/FT	VDD - 0.2V		VDD + 100mV ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	V
VIL	Input Low Voltage - ZZ, OPT, PIPE/FT	-0.3 ⁽¹⁾		0.2	٧

687 tbl 06b

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, or 5ns, whichever is less.
- 2. ViH (max.) = VDDQ + 1.0V for pulse width less than tcyc/2 or 5ns, whichever is less.
- To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VDD (2.5V), and VDDOX for that port must be supplied as indicated above.

^{1.} This is the parameter TA. This is the "instant on" case temperature.



Absolute Maximum Ratings (1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM (VDD)	VDD Terminal Voltage with Respect to GND	-0.5 to 3.6	V
VTERM ⁽²⁾ (VDDQ)	VDDQ Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	٧
V _{TERM} (2) (INPUTS and I/O's)	Input and I/O Terminal Voltage with Respect to GND	-0.3 to VDDQ + 0.3	٧
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
TJN	Junction Temperature	+150	°C
IOUT(For VDDQ = 3.3V)	DC Output Current	50	mA
IOUT(For VDDQ = 2.5V)	DC Output Current	40	mA

NOTES:

- 5687 tbl 07
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any Input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 3. Ambient Temperature under DC Bias. No AC Conditions. Chip Deselected.

Capacitance (1)

 $(TA = +25^{\circ}C, F = 1.0MHz)$

	Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
I	CIN	Input Capacitance	VIN = 0V	15	pF
ſ	Cout ⁽²⁾	Output Capacitance	Vout = 0V	10.5	pF

5687 tbl 08

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 2. Cout also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 2.5V ± 100 mV)

			70T371	19/99M	
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	VDDQ = Max., VIN = 0V to VDDQ		10	μΑ
lu	JTAG & ZZ Input Leakage Current ^(1,2)	VDD = Max., VIN = 0V to VDD		±30	μΑ
ILO	Output Leakage Current(1,3)	$\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{DDQ}$		10	μΑ
Vol (3.3V)	Output Low Voltage ⁽¹⁾	IOL = +4mA, VDDQ = Min.	_	0.4	V
Vон (3.3V)	Output High Voltage ⁽¹⁾	IOH = -4mA, VDDQ = Min.	2.4	_	٧
Vol (2.5V)	Output Low Voltage ⁽¹⁾	IOL = +2mA, VDDQ = Min.		0.4	٧
Vон (2.5V)	Output High Voltage ⁽¹⁾	IOH = -2mA, VDDQ = Min.	2.0	_	٧

NOTES:

- 1. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.
- 2. Applicable only for TMS, TDI and $\overline{\mbox{TRST}}$ inputs.
- 3. Outputs tested in tri-state mode.



DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (3) (VDD = 2.5V ± 100mV)

<u> </u>	oracaro arra	supply vollage italige (V DD - 2			, v ,			
							S1 Co	19/99M 33 m'l Ind	
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
IDD	y		COM'L	S	640	900	520	740	
	Current (Both Ports Active)	Outputs Disabled, $f = fMAX^{(1)}$	IND	s	_	_	520	900	mA
	Standby Current	$\overline{CE}L = \overline{CE}R = VIH$ $f = fMAX^{(1)}$	COM'L	S	350	460	280	380	
	(Both Ports - TTL Level Inputs)		IND	S	_	_	280	470	mA
ISB2 ⁽⁶⁾	Standby Current (One Port - TTL	CE"A" = VIL and CE"B" = VIH(5)	COM'L	S	500	650	400	500	
	Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾		S	_		400	620	mA
ISB3	Full Standby Current	Both Ports CEL and	COM'L	S	12	20	12	20	^
	(Both Ports - CMOS Level Inputs)	CER \geq VDDQ - 0.2V, VIN \geq VDDQ - 0.2V or VIN \leq 0.2V, f = 0 ⁽²⁾		s			12	25	mA
ISB4 ⁽⁶⁾	Full Standby Current (One Port - CMOS	\overline{CE} "A" $\leq 0.2V$ and \overline{CE} "B" $\geq V$ DDQ - $0.2V^{(5)}$	COM'L	S	500	650	400	500	
	Level Inputs)	$VIN \ge VDDQ$ - 0.2V or $VIN \le 0.2V$ Active Port, Outputs Disabled, $f = fMAX^{(1)}$		S	_		400	620	mA
lzz	Sleep Mode Current	•		S	12	20	12	20	mA
	(Both Ports - TTL		IND	S	_		12	25	IIIA

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS".
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 2.5V, $TA = 25^{\circ}C$ for Typ, and are not production tested. IDD DC(f=0) = 30mA (Typ).
- 5. $\overline{CE}x = V_{IL} \text{ means } \overline{CE}_{0X} = V_{IL} \text{ and } CE_{1X} = V_{IH}$
 - $\overline{CE}x = V_{IH} \text{ means } \overline{CE}_{0X} = V_{IH} \text{ or } CE_{1X} = V_{IL}$
 - $\overline{CE}x \leq$ 0.2V means $\overline{CE}ox \leq$ 0.2V and CE1x \geq VDD 0.2V
 - $\overline{CE}x \geq V_{DD}$ 0.2V means $\overline{CE}_{0}x \geq V_{DD}$ 0.2V or CE1x 0.2V
 - "X" represents "L" for left port or "R" for right port.
- 6. IsB1, IsB2 and IsB4 will all reach full standby levels (IsB3) on the appropriate port(s) if ZZL and/or ZZR = VIH.



AC Test Conditions (VDDQ - 3.3V/2.5V)

Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V					
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V					
Input Rise/Fall Times	2ns					
Input Timing Reference Levels	1.5V/1.25V					
Output Reference Levels	1.5V/1.25V					
Output Load	Figure 1					





Figure 1. AC Output Test load.





AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(2,3)}$ (VDD = 2.5V ± 100mV, TA = 0°C to +70°C)

		S Co	19/99M 166 om'l nly	S ⁻ Co	19/99M 133 om'l Ind	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽¹⁾	20		25		ns
tcyc2	Clock Cycle Time (Pipelined) ⁽¹⁾	6		7.5		ns
tCH1	Clock High Time (Flow-Through) ⁽¹⁾	8		10		ns
tCL1	Clock Low Time (Flow-Through) ⁽¹⁾	8		10		ns
tcH2	Clock High Time (Pipelined) ⁽²⁾	2.4		3		ns
tCL2	Clock Low Time (Pipelined) ⁽¹⁾	2.4		3		ns
tsa	Address Setup Time	1.7		1.8		ns
tha	Address Hold Time	0.5		0.5		ns
tsc	Chip Enable Setup Time	1.7		1.8		ns
tHC	Chip Enable Hold Time	0.5		0.5		ns
tsB	Byte Enable Setup Time	1.7		1.8		ns
tнв	Byte Enable Hold Time	0.5		0.5		ns
tsw	R/W Setup Time	1.7		1.8		ns
thw	R/W Hold Time	0.5		0.5		ns
tsp	Input Data Setup Time	1.7		1.8		ns
tHD	Input Data Hold Time	0.5		0.5		ns
tsad	ADS Setup Time	1.7		1.8		ns
thad	ADS Hold Time	0.5		0.5		ns
tscn	CNTEN Setup Time	1.7		1.8		ns
thon	CNTEN Hold Time	0.5		0.5		ns
tsrpt	REPEAT Setup Time	1.7		1.8		ns
thrpt	REPEAT Hold Time	0.5		0.5		ns
toe	Output Enable to Data Valid		4.4		4.6	ns
tolz(4)	Output Enable to Output Low-Z	1		1		ns
tohz ⁽⁴⁾	Output Enable to Output High-Z	1	3.6	1	4.2	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽¹⁾		12		15	ns
tCD2	Clock to Data Valid (Pipelined) ⁽¹⁾		3.6		4.2	ns
toc	Data Output Hold After Clock High	1		1		ns
tckhz ⁽⁴⁾	Clock High to Output High-Z	1	3.6	1	4.2	ns
tcklz ⁽⁴⁾	Clock High to Output Low-Z	1		1		ns
tins	Interrupt Flag Set Time		7		7	ns
tinr	Interrupt Flag Reset Time		7		7	ns
tcols	Collision Flag Set Time		3.6		4.2	ns
tCOLR	Collision Flag Reset Time		3.6		4.2	ns
tzzsc	Sleep Mode Set Cycles	2		2		cycles
tzzrc	Sleep Mode Recovery Cycles	3		3		cycles
Port-to-Port D	lelay	-	-			
tco	Clock-to-Clock Offset	5		6		ns
tors	Clock-to-Clock Offset for Collision Detection	Please re	efer to colli 19.	sion Detec	tion Timing	Table


NOTES:

5687 thl 12


- 1. The Pipelined output parameters (tcyc2, tcp2) apply to either or both left and right ports when $\overline{FT}/PIPEx = VDD$ (2.5V). Flow-through parameters (tcyc1, tcp1) apply when $\overline{FT}/PIPE = V_{SS}$ (0V) for that port.
- 2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (\overline{OE}), $\overline{FT}/PIPE$ and OPT. $\overline{FT}/PIPE$ and OPT should be treated as DC signals, i.e. steady state during operation.
- 3. These values are valid for either level of VDDQ (3.3V/2.5V). See page 6 for details on selecting the desired operating voltage levels for each port.
- 4. Guaranteed by design (not production tested).



Timing Waveform of Read Cycle for Pipelined Operation $(\mathbf{FT}/\text{PIPE}'x' = VIH)^{(1,2)}$




Timing Waveform of Read Cycle for Flow-through Output $(\overline{FT}/PIPE"x" = VIL)^{(1,2,6)}$




- 1. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs depicted in the above waveforms are synchronous to the rising clock edge.
- 2. $\overline{ADS} = VIL$, \overline{CNTEN} and $\overline{REPEAT} = VIH$.
- 3. The output is disabled (High-Impedance state) by $\overline{CE}_0 = V_{IH}$, $CE_1 = V_{IL}$, $\overline{BE}_n = V_{IH}$ following the next rising edge of the clock. Refer to Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If \overline{BE}_n was HIGH, then the appropriate Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.



Timing Waveform of a Multi-Device Pipelined Read $^{(1,2)}$




Timing Waveform of a Multi-Device Flow-Through Read (1,2)



- B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70T3719/99M for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{BE}_n , \overline{OE} , and \overline{ADS} = VIL; $CE_{1(B1)}$, $CE_{1(B2)}$, R/\overline{W} , \overline{CNTEN} , and \overline{REPEAT} = VIH.




Timing Waveform of Left Port Write to Pipelined Right Port Read (1,2,4)




- 1. \overline{CE}_0 , \overline{BE}_n , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- 2. $\overline{OE} = VIL$ for Port "B", which is being read from. $\overline{OE} = VIH$ for Port "A", which is being written to.
- 3. If tco \leq minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + 2 tcyc2 + tcp2). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port
- 4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"

Timing Waveform with Port-to-Port Flow-Through Read (1,2,4)



- 1. \overline{CE}_0 , \overline{BE}_n , and $\overline{ADS} = V_{IL}$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$.
- 2. $\overline{OE} = VIL$ for the Right Port, which is being read from. $\overline{OE} = VIH$ for the Left Port, which is being written to.
- 3. If tco ≤ minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcyc + tcp1). If tco > minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will
- 4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".






NOTES:

- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- CEo, BEn, and ADS = VIL; CE1, CNTEN, and REPEAT = VIH. "NOP" is "No Operation".
- Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.


Timing Waveform of Pipelined Read-to-Write-to-Read (OE Controlled) (2)




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. $\overline{CE_0}$, $\overline{BE_n}$, and $\overline{ADS} = VIL$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = VIH$.
- 3. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference
- 4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.








Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽²⁾




- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. \overline{CE}_0 , \overline{BE}_n , and \overline{ADS} = VIL; CE1, \overline{CNTEN} , and \overline{REPEAT} = VIH.
- 3. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.



Timing Waveform of Pipelined Read with Address Counter Advance (1)




Timing Waveform of Flow-Through Read with Address Counter Advance (1)




- 1. \overline{CE}_0 , \overline{OE} , $\overline{BE}_n = V_{IL}$; CE_1 , R/\overline{W} , and $\overline{REPEAT} = V_{IH}$.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.



Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs) (1)




Timing Waveform of Counter Repeat (2,6)



- 1. $\overline{CE_0}$, $\overline{BE_n}$, and $R/\overline{W} = VIL$; CE_1 and $\overline{REPEAT} = VIH$.
- 2. \overline{CE}_0 , $\overline{BE}_n = V_{IL}$; $CE_1 = V_{IH}$.
- 3. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = V_{IL}$ and equals the counter output when $\overline{ADS} = V_{IH}$.
- 4. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. For more information on REPEAT function refer to Truth Table II.
- 5. CNTEN = V_{IL} advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.
- 6. For Pipelined Mode user should add 1 cycle latency for outputs as per timing waveform of read cycle for pipelined operations.



Waveform of Interrupt Timing (2)



1. $\overline{CE}_0 = VIL \text{ and } CE_1 = VIH$

2. All timing is the same for Left and Right ports.

3. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Truth Table III — Interrupt Flag (1)


110111	Tath Table III Interrupt Flag									
		Left Port					Rig	ht Port		
CLKL	R∕ W L	Œ∟	A17L-A0L ^(3,4)	ĪNT∟	CLKR	R/ W R ⁽²⁾	ŒR ⁽²⁾	A17R-A0R ^(3,4)	Ī NT R	Function
↑	L	L	3FFFF	Х		Х	Х	Х	L	Set Right INTR Flag
↑	Х	Х	Х	Х		Х	L	3FFFF	Н	Reset Right INTR Flag
↑	Х	Х	Х	L		L	L	3FFFE	Х	Set Left INTL Flag
↑	Н	L	3FFFE	н		Х	Х	Х	Х	Reset Left INTL Flag

NOTES

- 1. \overline{INT}_L and \overline{INT}_R must be initialized at power-up by Resetting the flags.
- 2. $\overline{\text{CE}}_0 = \text{VIL}$ and $\text{CE}_1 = \text{VIH}$. $\text{R}\overline{\text{W}}$ and CE are synchronous with respect to the clock and need valid set-up and hold times.
- 3. A17x is a NC for IDT70T3799, therefore Interrupt Addresses are 1FFFF and 1FFFE.
- 4. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.



Waveform of Collision Timing (1,2) Both Ports Writing with Left Port Clock Leading



NOTES:

- 1. CE₀ = V_{IL}, CE₁ = V_{IH}.
- 2. For reading port, $\overline{\text{OE}}$ is a Don't care on the Collision Detection Logic. Please refer to Truth Table IV for specific cases.
- 3. Leading Port Output flag might output 3tcyc2 + tcoLs after Address match.
- 4. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.

Collision Detection Timina (3,4)

<u> </u>				
Cycle Time	tofs (ns)			
Cycle Illie	Region 1 (ns) (1)	Region 2 (ns) (2)		
5ns	0 - 2.8	2.81 - 4.6		
6ns	0 - 3.8	3.81 - 5.6		
7.5ns	0 - 5.3	5.31 - 7.1		

56876 tbl 14

NOTES:

- 1. Region 1
 - Both ports show collision after 2nd cycle for Addresses 0, 2, 4 etc.
- 2. Region 2
- Leading port shows collision after 3rd cycle for addresses 0, 3, 6, etc.
- while trailing port shows collision after 2nd cycle for addresses 0, 2, 4 etc. 3. All the production units are tested to midpoint of each region.
- 4. These ranges are based on characterization of a typical device.

Truth Table IV — Collision Detection Flag


	Left Port			Right Port						
CLKL	R∕ W L	ŒL	A17L-A0L ⁽²⁾	COL∟	CLKR	R/ W R ⁽¹⁾	CE _R (1)	A17R-A0R ⁽²⁾	COL R	Function
↑	Н	L	MATCH	н	↑	Н	L	MATCH	н	Both ports reading. Not a valid collision. No flag output on either port
↑	н	L	MATCH	L	+	L	L	MATCH	н	Left port reading, Right port writing. Valid collision, flag output on Left port.
↑	L	L	MATCH	н	↑	Н	L	MATCH	L	Right port reading, Left port writing. Valid collision, flag output on Right port.
↑	L	L	MATCH	L	↑	L	L	MATCH	L	Both ports writing. Valid collision. Flag output on both ports.

NOTES:


- 1. $\overline{CE}_0 = VIL$ and $CE_1 = VIH$. R/ \overline{W} and CE are synchronous with respect to the clock and need valid set-up and hold times.
- 2. Address is for internal register, not the external bus, i.e., address needs to be qualified by one of the Address counter control signals.



Timing Waveform - Entering Sleep Mode (1,2)



Timing Waveform - Exiting Sleep Mode (1,2)



- All timing is same for Left and Right ports.
- 3. $\overline{\text{CE}}_0$ has to be deactivated ($\overline{\text{CE}}_0$ = ViH) three cycles prior to asserting ZZ (ZZx = ViH) and held for two cycles after asserting ZZ (ZZx = ViH).
- 4. \overline{CE}_0 has to be deactivated $(\overline{CE}_0 = VIH)$ one cycle prior to de-asserting ZZ (ZZx = VIL) and held for three cycles after de-asserting ZZ (ZZx = VIL).
- 5. The device must be in Read Mode (R/\overline{W} High) when exiting sleep mode. Outputs are active but data is not valid until the following cycle.



Functional Description

The IDT70T3719/99M provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse width is independent of the cycle time.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on \overline{CE} or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70T3719/99Ms for depth expansion configurations. Two cycles are required with \overline{CE} 0 LOW and CE1 HIGH to reactivate the outputs.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ($\overline{INT}L$) is asserted when the right port writes to memory location 3FFFE (HEX), where a write is defined as $\overline{CE}R = R/\overline{W}R = VIL$ per the Truth Table I. The left port clears the interrupt through access of address location 3FFFE when $\overline{CE}L = VIL$ and $R/\overline{W}L = VIH$. Likewise, the right port interrupt flag ($\overline{INT}R$) is asserted when the left port writes to memory location 3FFFF (HEX) and to clear the interrupt flag ($\overline{INT}R$), the right port must read the memory location 3FFFF (1FFFF or 1FFFE for 1DT70T3799M). The message (72 bits) at 3FFFE or 3FFFF (1FFFF or 1FFFE for 70T3799M) is user-defined since it is an addressable SRAMlocation. If the interrupt function is not used, address locations 3FFFE and 3FFFF (1FFFF or 1FFFE for 1DT70T3799M) are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Collision Detection

Collision is defined as an overlap in access between the two ports resulting in the potential for either reading or writing incorrect data to a specific address. For the specific cases: (a) Both ports reading - no data is corrupted, lost, or incorrectly output, so no collision flag is output on either port. (b) One port writing, the other port reading - the end result of the write will still be valid. However, the reading port might capture data that is in a state of transition and hence the reading port's collision flag is output. (c) Both ports writing - there is a risk that the two ports will interfere with each other, and the data stored in memory will not be a valid write from either port (it may essentially be a random combination of the two). Therefore, the collision flag is output on both ports. Please refer to Truth Table IV for all of the above cases.

The alert flag $(\overline{\text{COL}}_x)$ is asserted on the 2nd or 3rd rising clock edge of the affected port following the collision, and remains low for one cycle. Please refer to Collision Detection Timing table on Page 19. During that next cycle, the internal arbitration is engaged in resetting the alert flag (this avoids a specific requirement on the part of the user to reset the alert flag). If two collisions occur on subsequent clock cycles, the second collision may not generate the appropriate alert flag. A third collision will generate the

alert flag as appropriate. In the event that a user initiates a burst access on both ports with the same starting address on both ports and one or both ports writing during each access (i.e., imposes a long string of collisions on contiguous clock cycles), the alert flag will be asserted and cleared every other cycle. Please refer to the Collision Detection timing waveform on Page 19.

Collision detection on the IDT70T3719/99M represents a significant advance in functionality over current sync multi-ports, which have no such capability. In addition to this functionality the IDT70T3719/99M sustains the key features of bandwidth and flexibility. The collision detection function is very useful in the case of bursting data, or a string of accesses made to sequential addresses, in that it indicates a problem within the burst, giving the user the option of either repeating the burst or continuing to watch the alert flag to see whether the number of collisions increases above an acceptable threshold value. Offering this function on chip also allows users to reduce their need for arbitration circuits, typically done in CPLD's or FPGA's. This reduces board space and design complexity, and gives the user more flexibility in developing a solution.

Sleep Mode

The IDT70T3719/99M is equipped with an optional sleep or low power mode on both ports. The sleep mode pin on both ports is asynchronous and active high. During normal operation, the ZZ pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.

For normal operation all inputs must meet setup and hold times prior to sleep and after recovering from sleep. Clocks must also meet cycle high and low times during these periods. Three cycles prior to asserting ZZ (ZZx = VIH) and three cycles after de-asserting ZZ (ZZx = VIL), the device must be disabled via the chip enable pins. If a write or read operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after ZZ is asserted (prior to being in sleep). When exiting sleep mode, the device must be in Read mode (R/ \overline{W} x = VIH) when chip enable is asserted, and the chip enable must be valid for one full cycle before a read will result in the output of valid data.


During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (Izz). All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.



Depth and Width Expansion

The IDT70T3719/99M features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70T3719/99M can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 144-bits.



NOTE:

1. A18 is for IDT70T3719, A17 is for IDT70T3799.

JTAG Functionality and Configuration

The IDT70T3719/99M is composed of two independent memory arrays, and thus cannot be treated as a single JTAG device in the scan chain. The two arrays (A and B) each have identical characteristics and commands but must be treated as separate entities in JTAG operations. Please refer to Figure 5.

 $JTAG signaling \ must be provided serially to each \ array \ and \ utilize the information provided in the Identification Register Definitions, Scan$

Register Sizes, and System Interface Parameter tables. Specifically, commands for Array B must precede those for Array A in any JTAG operations sent to the IDT70T3719/99M. Please reference Application Note AN-411, "JTAG Testing of Multichip Modules" for specific instructions on performing JTAG testing on the IDT70T3719/99M. AN-411 is available at www.idt.com.





Figure 5. JTAG Configuration for IDT70T3719/99M



JTAG Timing Specifications



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS, and TRST.
- 2. Device outputs = All device outputs except TDO.

JTAG AC Electrical Characteristics (1,2,3,4)

	CHStics	70	T3719/99	М
Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100		ns
tлсн	JTAG Clock HIGH	40		ns
tucL	JTAG Clock Low	40		ns
tur	JTAG Clock Rise Time		3 ⁽¹⁾	ns
tuF	JTAG Clock Fall Time		3 ⁽¹⁾	ns
turst .	JTAG Reset	50		ns
tursr	JTAG Reset Recovery	50		ns
tuco	JTAG Data Output		25	ns
tudo	JTAG Data Output Hold	0		ns
tus	JTAG Setup	15	_	ns
tлн	JTAG Hold	15		ns

5687 tbl 16

- 1. Guaranteed by design.
- 2. 30pF loading on external output signals.
- 3. Refer to AC Electrical Test Conditions stated earlier in this document.
- JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.



Identification Register Definitions

Instruction Field Array B	Value Array B	Instruction Field Array A	Value Array A	Description
Revision Number (31:28)	0x0	Revision Number (63:60)	0x0	Reserved for Version number
IDT Device ID (27:12) ⁽¹⁾	0x330	IDT Device ID (59:44) ⁽¹⁾	0x330	Defines IDT Part number
IDT JEDEC ID (11:1)	0x33	IDT JEDEC ID (43:33)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	ID Register Indicator Bit (Bit 32)	1	Indicates the presence of an ID Register

NOTE:

5687 tbl 17

Scan Register Sizes

Register Name	Bit Size Bit Size Array A Array B		Bit Size 70T3719M		
Instruction (IR)	4	4	8		
Bypass (BYR)	1	1	2		
Identification (IDR)	32	32	64		
Boundary Scan (BSR)	Note (3)	Note (3)	Note (3)		

5687 tbl 18

System Interface Parameters

Instruction	Code	Description
EXTEST	00000000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	11111111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	00100010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	01000100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers except $\overline{\text{INT}}\text{x}$ and $\overline{\text{COL}}\text{x}$ to a High-Z state.
CLAMP	00110011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	00010001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs (2) to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	01010101, 01110111, 10001000, 10011001, 10101010, 10111011, 11001100	Several combinations are reserved. Do not use codes other than those identified above.
PRIVATE	01100110,11101110, 11011101	For internal use only.


5687 tbl 19

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.
- 3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

^{1.} Device ID for IDT70T3719M is 0x330. Device ID for IDT70T3799M is 0x331.



Ordering Information



5687 drw 26

Orderable Part Information

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70T3719MS133BBG	BBG324	PBGA	С
166	70T3719MS166BBG	BBG324	PBGA	С

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70T3799MS133BBG	BBG324	PBGA	С
	70T3799MS133BBGI	BBG324	PBGA	Ι
166	70T3799MS166BBG	BBG324	PBGA	С

Datasheet Document History:

06/27/05:	Initial Datasheet
07/11/07:	Removed Advanced status
01/19/09:	Page 25 Removed "IDT" from orderable part number
08/06/10:	Page 3 Footnote 5 - corrected a typo in the package body and ball-pitch dimensions
	Page 25 Added Tape & Reel to Ordering Information
07/15/14:	Product Discontinuation Notice - PDN#SP-17-02
02/14/18:	Last time buy expires June 15, 2018
10/14/19:	Page 3 Updated package code
	Page 25 Removed Tape & Reel from Ordering Information
	Page 25 Added Orderable Part Information
11/04/19:	Page 25 Corrected "ns" to "MHz" in the header of the Orderable Part Information tables

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/