www.ti.com

SN74GTL16616 17-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVER WITH BUFFERED CLOCK OUTPUTS

SCBS481H-JUNE 1994-REVISED APRIL 2005

FEATURES

- Member of the Texas Instruments Widebus™
 Family
- UBT[™] Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes
- OEC[™] Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- GTL Buffered CLKAB Signal (CLKOUT)
- Translates Between GTL/GTL+ Signal Levels and LVTTL Logic Levels
- Supports Mixed-Mode (3.3 V and 5 V) Signal Operation on A-Port and Control Inputs
- Equivalent to '16601 Function
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)

(TOP VIEW) 56 CEAB OEAB L LEAB 12 55 CLKAB 54 🛮 B1 A1 **∐**3 53 GND GND II4 52 B2 A2 [5 51 B3 A3 🛮 6 V_{CC} (3.3 V) **□**7 50 V_{CC} (5 V) A4 🛮 8 49 🛮 B4 A5 🛮 9 48 II B5 47 **∏** B6 A6 🏻 10 GND 11 46 GND A7 🛚 45 B7 12 44 🛮 B8 A8 🛮 13 A9 🛮 14 43 II B9 A10 🛮 15 42 B10 41 B11 A11 116 A12 117 40 B12 GND 1 18 39 **[]** GND A13 119 38 I B13 A14 1 20 37 B14 36 B15 A15 🛮 21 V_{CC} (3.3 V) 22 35 🛮 V_{REF} 34**∏** B16 A16 23 A17 🛮 24 33 **∏** B17 GND 125 32 GND CLKIN 26 31 CLKOUT OEBA 127 30 T CLKBA 29 CEBA LEBA 28

DGG OR DL PACKAGE

DESCRIPTION/ORDERING INFORMATION

The SN74GTL16616 is a 17-bit UBT™ transceiver that provides LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. Combined D-type flip-flops and D-type latches allow for transparent, latched, clocked, and clocked-enabled modes of data transfer identical to the '16601 function. Additionally, this device provides for a copy of CLKAB at GTL/GTL+ signal levels (CLKOUT) and conversion of a GTL/GTL+ clock to LVTTL logic levels (CLKIN). This device provides an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and OEC™ circuitry.

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SSOP - DL	Tube	SN74GTL16616DL	GTL16616		
-40°C to 85°C		Tape and reel	SN74GTL16616DLR	GTL16616		
	TSSOP - DGG	Tape and reel	SN74GTL16616DGGR	GTL16616		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT, OEC are trademarks of Texas Instruments.

SCBS481H-JUNE 1994-REVISED APRIL 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The user has the flexibility of using this device at either GTL ($V_{TT}=1.2~V$ and $V_{REF}=0.8~V$) or the preferred higher noise margin GTL+ ($V_{TT}=1.5~V$ and $V_{REF}=1~V$) signal levels. GTL+ is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V tolerant. V_{REF} is the reference input voltage for the B port. V_{CC} (5 V) supplies the internal and GTL circuitry, while V_{CC} (3.3 V) supplies the LVTTL output buffers.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CEAB and CEBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CEAB is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if CEAB also is low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CEBA.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE⁽¹⁾


		INPUTS			OUTPUT	MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	WODE
Х	Н	Χ	Χ	Χ	Z	Isolation
L	L	L	Н	Χ	B ₀ ⁽²⁾	Latabad starage of A data
L	L	L	L	Χ	B ₀ ⁽³⁾	Latched storage of A data
Х	L	Н	Х	L	L	Transparent
Х	L	Н	Χ	Н	Н	Transparent
L	L	L	1	L	L	
L	L	L	\uparrow	Н	Н	Clocked storage of A data
Н	L	L	Х	Х	B ₀ ⁽³⁾	Clock inhibit

- (1) A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, LEBA, CLKBA, and CEBA. The condition when OEAB and OEBA are both low at the same time is not recommended.
- (2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low
- (3) Output level before the indicated steady-state input conditions were established



SCBS481H-JUNE 1994-REVISED APRIL 2005

LOGIC DIAGRAM (POSITIVE LOGIC)



SCBS481H-JUNE 1994-REVISED APRIL 2005



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V	Cumply voltage range	3.3 V	-0.5	4.6	V	
V _{CC}	Supply voltage range	5 V	-0.5	7	V	
V	lanut valtaga ranga (2)	A-port and control inputs	-0.5	7	V	
VI	Input voltage range (2)	B port and V _{REF}	-0.5	4.6	V	
1/	Valters range applied to any output in the high or navier off state (2)	A port	-0.5	7	V	
Vo	Voltage range applied to any output in the high or power-off state (2)	B port	-0.5	4.6		
	Current into any output in the law state	A port		128	A	
I _O	Current into any output in the low state	B port		80	mA	
Io	Current into any A-port output in the high state ⁽³⁾			64	mA	
	Continuous current through each V _{CC} or GND			±100	mA	
I _{IK}	Input clamp current	V _I < 0		-50	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
•	Declare the world improduces (4)	DGG package		64	°C/W	
θ_{JA}	Package thermal impedance (4)	DL package	56		C/VV	
T _{stg}	Storage temperature range		-65	150	°C	

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions (1)(2)(3)(4)

			MIN	NOM	MAX	UNIT
	Complement	3.3 V	3.15	3.3	3.45	V
V_{CC}	Supply voltage	5 V	4.75	5	5.25	V
.,	Tamain ation walters	GTL	1.14	1.2	1.26	V
V _{TT}	Termination voltage	GTL+	1.35	1.5	1.65	V
	Defenses wells as	GTL	0.74	0.8	0.87	
V_{REF}	Reference voltage	GTL+	0.87	1	1.1	V
	Lagratusellage	B port			V_{TT}	
VI	Input voltage	Except B port			5.5	V
.,	High lavel input valtage	B port	V _{REF} + 50 mV			V
V_{IH}	High-level input voltage	Except B port	2			V
	Law lawel input valtage	B port			V_{REF} – 50 mV	1/
V_{IL}	Low-level input voltage	Except B port			0.8	V
I _{IK}	Input clamp current	<u>.</u>			-18	mA
I _{OH}	High-level output current	A port			-32	mA
	Lauren autaut aumant	A port			64	Λ
I _{OL}	Low-level output current	B port			40	mA
T _A	Operating free-air temperature		-40		85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

This current flows only when the output is in the high state and $V_O > V_{CC}$.

The package thermal impedance is calculated in accordance with JESD 51-7.

Normal connection sequence is GND first, V_{CC} = 5 V second, and V_{CC} = 3.3 V, I/O, control inputs, V_{TT} and V_{REF} (any order) last. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.

 V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT} .



SCBS481H-JUNE 1994-REVISED APRIL 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT	
V _{IK}		V_{CC} (3.3 V) = 3.15 V,	V_{CC} (5 V) = 4.75 V,	I _I = -18 mA			-1.2	V	
.,		V_{CC} (3.3 V) = 3.15 V to V_{CC} (5 V) = 4.75 V to 5		I _{OH} = -100 μA	V _{CC} - 0.2			.,	
V_{OH}	A port	V _{CC} (3.3 V) = 3.15 V,	\/ (5\/\ - 4.75\/	$I_{OH} = -8 \text{ mA}$	2.4			V	
		$v_{CC}(3.3 \text{ V}) = 3.13 \text{ V},$	V _{CC} (5 V) = 4.75 V	$I_{OH} = -32 \text{ mA}$	2				
				$I_{OL} = 100 \mu A$			0.2		
	A port	V _{CC} (3.3 V) = 3.15 V,	V (5 \/\ - 4.75 \/	I _{OL} = 16 mA			0.4		
V_{OL}	A port	$v_{CC}(3.3 \text{ V}) = 3.13 \text{ V},$	$V_{CC}(5 V) = 4.75 V$	$I_{OL} = 32 \text{ mA}$			0.5	V	
				I _{OL} = 64 mA			0.55		
	B port	V_{CC} (3.3 V) = 3.15 V,	V_{CC} (5 V) = 4.75 V,	$I_{OL} = 40 \text{ mA}$			0.4		
	Control inputs	$V_{CC} = 0 \text{ or } 3.45 \text{ V},$	V_{CC} (5 V) = 0 or 5.25 V,	$V_1 = 5.5 \text{ V}$			10		
				V _I = 5.5 V			20		
	A port	V_{CC} (3.3 V) = 3.45 V,	V_{CC} (5 V) = 5.25 V	$V_{I} = V_{CC} (3.3 \text{ V})$			1	^	
l _l				$V_I = 0$			-30	μА	
	P port	V _{CC} (3.3 V) = 3.45 V,	\/ (E\/\ - E 2E\/	$V_{I} = V_{CC} (3.3 \text{ V})$			5		
	B port	$v_{CC} (3.3 \text{ V}) = 3.43 \text{ V},$	$V_{CC}(5 V) = 5.25 V$	$V_I = 0$			-5		
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V				100	μΑ	
				V _I = 0.8 V	75				
$I_{I(hold)}$	A port	V_{CC} (3.3 V) = 3.15 V,	V_{CC} (5 V) = 4.75 V	V _I = 2 V	-75			μΑ	
				$V_I = 0 \text{ to } V_{CC} (3.3 \text{ V})^{(2)}$			±500		
	A port	V_{CC} (3.3 V) = 3.45 V,	V _{CC} (5 V) = 5.25 V,	V _O = 3 V			1		
l _{OZH}	B port	V_{CC} (3.3 V) = 3.45 V,	V_{CC} (5 V) = 5.25 V,	V _O = 1.2 V			10	μΑ	
	A port	V_{CC} (3.3 V) = 3.45 V,	V_{CC} (5 V) = 5.25 V,	V _O = 0.5 V			-1	^	
l _{OZL}	B port	V_{CC} (3.3 V) = 3.45 V,	V _{CC} (5 V) = 5.25 V,	V _O = 0.4 V			-10	μΑ	
_		V_{CC} (3.3 V) = 3.45 V,		Outputs high			1		
I _{CC} (3.3 V)	A or B port	V_{CC} (5 V) = 5.25 V, I_{O} =		Outputs low			5	mA	
(0.0 1)		$V_I = V_{CC}$ (3.3 V) or GNI)	Outputs disabled			1		
		V_{CC} (3.3 V) = 3.45 V,		Outputs high			120		
I _{CC} (5 V)	A or B port	V_{CC} (5 V) = 5.25 V, I_{O} =		Outputs low			120	mA	
(0 1)		$V_I = V_{CC}$ (3.3 V) or GNE)	Outputs disabled			120		
ΔI _{CC} ⁽³⁾		V_{CC} (3.3 V) = 3.45 V, V A-port or control inputs	input at 2.7 V			1	mA		
C _i	Control inputs	V _I = 3.15 V or 0				3.5		pF	
	A port	V _O = 3.15 V or 0		12					
C _{io}	B port	Per IEEE Std 1194.1				-	5	pF	

All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS481H-JUNE 1994-REVISED APRIL 2005

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.2 V and V_{REF} = 0.8 V for GTL (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
f _{clock}	Clock frequency			95	MHz
	Pulse duration	LEAB or LEBA high	3.3		no
t _w	Pulse duration	CLKAB or CLKBA high or low	5.5		ns
		A before CLKAB↑	1.3		
		B before CLKBA↑	2.5		
	Catum time	A before LEAB↓	0		
t _{su}	u Setup time	B before LEBA↓	1.1		ns
		CEAB before CLKAB↑	2.2		
		CEBA before CLKBA↑	2.7		
		A after CLKAB↑	1.6		
		B after CLKBA↑	0.4		
	Hold time	A after LEAB↓	4		
t _h	Hold time	B after LEBA↓	3.5		ns
		CEAB after CLKAB↑	1.1		
		CEBA after CLKBA↑	0.9		



SCBS481H-JUNE 1994-REVISED APRIL 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.2 V and V_{REF} = 0.8 V for GTL (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
f _{max}			95			MHz
t _{PLH}	A	В	1.7	3	4.4	ns
t _{PHL}	A	Б	1.4	2.8	4.5	115
t _{PLH}	LEAB	В	2.3	3.8	5.4	ne
t _{PHL}	LEAD	Б	2.2	3.7	5.3	ns
t _{PLH}	CLKAB	В	2.4	4	5.7	ns
t _{PHL}	CENAB	В	2.1	3.7	5.4	115
t _{PLH}	CLKAB	CLKOUT	4.7	6.1	8.1	ne
t _{PHL}	CLKAD	CLKOUT	5.7	7.9	11.3	ns
t _{PHL}	<u>OEAB</u>	B or CLKOUT	2.1	3.6	5.1	ns
t _{PLH}	OEAB	B OI CLROUT	2.1	3.8	5.6	115
t _r	Transition time, B o	utputs (0.5 V to 1 V)		1.2		ns
t _f	Transition time, B o	utputs (1 V to 0.5 V)		0.7		ns
t _{PLH}	В	A	1.7	4	6.7	20
t _{PHL}	В	A	1.4	2.9	4.7	ns
t _{PLH}	LEBA	A	2.4	3.8	5.8	ns
t _{PHL}	LEBA	A	2	3	4.6	115
t _{PLH}	CLKBA	A	2.6	4	6	20
t _{PHL}	CLNDA	A	2.2	3.4	4.9	ns
t _{PLH}	CLKOUT	CLKIN	7.4	10	14.4	20
t _{PHL}	CLKOUT	CLNIN	6.1	8.1	11.7	ns
t _{en}	ŌEBĀ	A or CLKIN	2.8	5.3	7.8	no
t _{dis}	UEDA	A UI CENIN	2.7	4.3	6.4	ns

⁽¹⁾ All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C.



SCBS481H-JUNE 1994-REVISED APRIL 2005

Timing Requirements

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
f _{clock}	Clock frequency			95	MHz
	Pulse duration	LEAB or LEBA high	3.3		no
t _w	Fuise duration	CLKAB or CLKBA high or low	5.5		ns
		A before CLKAB↑	1.3		
		B before CLKBA↑	2.3		
	Setup time	A before LEAB↓	0		
t _{su}		B before LEBA↓	1.3		ns
		CEAB before CLKAB↑	2.2		
		CEBA before CLKBA↑	2.7		
		A after CLKAB↑	1.6		
		B after CLKBA↑	0.6		
	الماما فنحم	A after LEAB↓	4		
t _h	Hold time	B after LEBA↓	3.5		ns
		CEAB after CLKAB↑	1.1		
		CEBA after CLKBA↑	0.9		



SCBS481H-JUNE 1994-REVISED APRIL 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTL+ (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
f _{max}			95			MHz
t _{PLH}	A	В	1.7	3	4.4	ns
t _{PHL}	A	В	1.4	2.9	4.6	113
t _{PLH}	LEAB	В	2.3	3.8	5.4	ne
t _{PHL}	LEAD	Б	2.2	3.7	5.4	ns
t _{PLH}	CLKAB	В	2.4	4	5.7	ns
t _{PHL}	CLRAB	Ь	2.1	3.8	5.5	115
t _{PLH}	CLKAB	CLKOUT	4.7	6.1	8.1	20
t _{PHL}	CLRAB	CLROOT	5.7	8	11.4	ns
t _{PLH}	OEAB	B or CLKOUT	2.1	3.6	5.1	ns
t _{PHL}	OEAB	B OI CLROUT	2.1	3.8	5.7	
t _r	Transition time, B o		1.4		ns	
t _f	Transition time, B o	utputs (1 V to 0.5 V)		1		ns
t _{PLH}	В	Δ.	1.6	3.9	6.6	20
t _{PHL}	Ь	A	1.3	2.8	4.5	ns
t _{PLH}	LEBA	A	2.4	3.8	5.8	20
t _{PHL}	LEBA	^	2	3	4.6	ns
t _{PLH}	CLKBA	A	2.6	4	6	20
t _{PHL}	CERBA	Α	2.2	3.4	4.9	ns
t _{PLH}	CLKOLIT	CLKIN	7.3	9.9	14.3	20
t _{PHL}	CLKOUT	CLNIN	6	8	11.5	ns
t _{en}	OEBA	A or CLKIN	2.8	5.3	7.8	ns
t _{dis}	OEDA	A UI CENIN	2.7	4.3	6.4	

⁽¹⁾ All typical values are at V_{CC} (3.3 V) = 3.3 V, V_{CC} (5 V) = 5 V, T_A = 25°C.

SCBS481H-JUNE 1994-REVISED APRIL 2005



PARAMETER MEASUREMENT INFORMATION V_{TT} = 1.2 V, V_{REF} = 0.8 V FOR GTL AND V_{TT} = 1.5 V, V_{REF} = 1 V FOR GTL+



[†] All control inputs are TTL levels.

NOTES: A. C₁ includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74GTL16616DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	GTL16616	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2016

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
٧	Λ	Overall width of the carrier tape
ΓP	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL16616DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 10-Aug-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL16616DLR	SSOP	DL	56	1000	367.0	367.0	55.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated