

256Mb/512Mb/1Gb SEMPER™ Flash

Quad SPI, 1.8V/3.0V

Features

- CYPRESSTM 45-nm MIRRORBITTM technology that stores two data bits in each memory array cell
- Sector architecture options
	- Uniform: Address space consists of all 256KB sectors
	- Hybrid Configuration 1: Address space consists of thirty-two 4KB sectors grouped either on the top or the bottom while the remaining sectors are all 256KB
	- Hybrid Configuration 2: Address space consists of thirty-two 4KB sectors equally split between top and bottom while the remaining sectors are all 256KB
- Page programming buffer of 256 or 512 bytes
- OTP secure silicon array of 1024 bytes (32 \times 32 bytes)
- Ouad SPI
	- Supports 1S-1S-4S, 1S-4S-4S, 1S-4D-4D, 4S-4S-4S, 4S-4D-4D protocols
	- SDR option runs up to 83-Mbps (166MHz clock speed)
	- DDR option runs up to 102-Mbps (102MHz clock speed)
- ï Dual SPI
	- Supports 1S-2S-2S protocol
	- SDR option runs up to 41.5-Mbps (166MHz clock speed)
- \cdot SPI
	- Supports 1S-1S-1S protocol
	- SDR option runs up to 21-Mbps (166MHz clock speed)
- Functional safety features
	- Functional safety with the industry's first ISO26262 ASIL B compliant and ASIL D ready NOR Flash
	- Infineon[®] Endurance Flex architecture provides high-endurance and long retention partitions
	- Data integrity CRC detects errors in memory array
	- SafeBoot reports device initialization failures, detects configuration corruption, and provides recovery options
	- Built-in error correcting code (ECC) corrects single-bit error and detects double-bit error (SECDED) on memory array data
	- Sector erase status indicator for power loss during erase
- Protection features
	- Legacy block protection for memory array and device configuration
	- Advanced sector protection for individual memory array sector based protection
- AutoBoot enables immediate access to the memory array following power-on
- Hardware reset through CS# Signaling method (JEDEC) / individual RESET# pin / DO3_RESET# pin
- Serial flash discoverable parameters (SFDP) describing device functions and features
- Device identification, manufacturer identification, and unique identification
- Data Integrity
	- 256Mb devices
	- Minimum 640,000 program-erase cycles for the main array
	- 512Mb devices
		- Minimum 1,280,000 program-erase cycles for the main array
	- 1Gb devices
		- Minimum 2,560,000 program-erase cycles for the main array
	- All devices
		- Minimum 300,000 program-erase cycles for the 4KB sectors
		- Minimum 25 Years data retention

neon

Performance summary

- Supply voltage
	- 1.7V to 2.0V (HS-T)
	- 2.7V to 3.6V (HL-T)
- Grade / temperature range
	- Industrial (-40° C to $+85^{\circ}$ C)
	- Industrial plus $(-40^{\circ}C \text{ to } +105^{\circ}C)$
	- Automotive AEC-Q100 grade 3 (-40° C to +85 $^{\circ}$ C)
	- Automotive AEC-Q100 grade 2 (-40°C to +105°C)
	- Automotive AEC-Q100 grade 1 (-40°C to +125°C)
- Packages
	- 256MB and 512MB
		- 16-lead SOIC (300mil) SO3016
		- \cdot 24-ball BGA 6 \times 8 mm
		- 16-lead SOIC (300mil)
		- \cdot 8-contact WSON 6 \times 8 mm
	- 1GB
		- 16-lead SOIC (300mil) SO3016
		- 24-ball BGA 8×8 mm
		- 16-lead SOIC (300mil)

Performance summar y

Maximum read rates

Typical Program and Erase rates

Typical current consumption

Data integrity

Data integrity

Program / Erase (PE) endurance - High endurance (256KB sectors)

Note Minimum cycles is for entire high endurance partition.

Program / Erase endurance - Long retention partition (256KB sectors)

Note Minimum cycles is for each sector.

Program / Erase endurance 4KB sector and nonvolatile register array

Table of contents

Table of contents

Table of contents

Pinout and signal description

Figure 1 24-ball BGA pinout configuration[\[1\]](#page-5-1)

Figure 3 8-connector package (WSON 6 8), top view

Note

1. Flash memory devices in BGA packages can be damaged if exposed to ultrasonic cleaning methods. The package, data integrity, or both may be
6 compromised if the package body is exposed to temperatures above 150°C for pro

256Mb/512Mb/1Gb SEMPER[™] Flash **Quad SPI, 1.8V/3.0V**

Pinout and signal description

Table 1 Signal description

2 Interface overview

2.1 General description

The CYPRESS™ SEMPER™ Flash with Quad SPI family of products are high-speed CMOS, MIRRORBIT™ NOR Flash devices. SEMPER™ Flash is designed for Functional Safety with development according to ISO 26262 standard to achieve ASIL-B compliance and ASIL-D readiness.

SEMPER[™] Flash with Quad SPI devices support traditional SPI single bit serial input and output, optional two bit (Dual I/O or DIO) as well as four bit wide Quad I/O (QIO) and Quad Peripheral Interface (QPI) protocols. In addition, there are DDR read transactions for QIO and QPI that transfer address and read data on both edges of the clock.

Read operations from the device are burst oriented. Read transactions can be configured to use either a wrapped or linear burst. Wrapped bursts read from a single page whereas linear bursts can read the whole memory array.

The erased state of each memory bit is a logic 1. Programming changes a logic 1 (HIGH) to a logic 0 (LOW). Only an erase operation can change a memory bit from a 0 to a 1. An erase operation must be performed on a complete sector (4KBs or 256KBs).

SEMPER[™] Flash provides a flexible sector architecture. The address space can be configured as either a uniform 256KB sector array, or a hybrid configuration 1 where thirty-two 4KB sectors are either grouped at the top or at the bottom while the remaining sectors are all 256KB, or a hybrid configuration 2 where the thirty-two 4KB sectors are equally split between the top and the bottom while the remaining sectors are all 256KB.

The Page Programming Buffer used during a single programming operation is configurable to either 256 bytes or 512 bytes. The 512 byte option provides the highest programming throughput.

Figure 4 Logic block diagram

The SEMPER™ Flash with Quad SPI family consists of multiple densities with, 1.8V and 3.0V core and I/O voltage options.

Interface overview

The device control logic is subdivided into two parallel operating sections: the Host Interface Controller (HIC) and the Embedded Algorithm Controller (EAC). The HIC monitors signal levels on the device inputs and drives outputs as needed to complete read, program, and write data transfers with the host system. The HIC delivers data from the currently entered address map on read transfers; places write transfer address and data information into the EAC command memory, and notifies the EAC of power transition, and write transfers. The EAC interrogates the command memory, after a program or write transfer, for legal command sequences and performs the related Embedded Algorithms.

Changing the nonvolatile data in the memory array requires a sequence of operations that are part of Embedded Algorithms (EA). The algorithms are managed entirely by the internal EAC. The main algorithms perform programming and erase of the main flash array data. The host system writes command codes to the flash device. The EAC receives the command, performs all the necessary steps to complete the transaction, and provides status information during the progress of an EA.

Executing code directly from flash memory is often called Execute-In-Place (XIP). By using XIP with SEMPER[™] Flash devices at the higher clock rates with Quad or DDR Quad SPI transactions, the data transfer rate can match or exceed traditional parallel or asynchronous NOR Flash memories while reducing signal count dramatically.

Infineon[®] Endurance Flex architecture provides system designers the ability to customize the NOR Flash endurance and retention for their specific application. The host defines partitions for high endurance or long retention, providing up to 1+ million cycles or 25 years of data retention.

The SEMPERTM Flash with Quad SPI device supports error detection and correction by generating an embedded Hamming error correction code during memory array programming. This ECC code is then used for single-bit and double-bit error detection and single-bit correction during read.

The SEMPER™ Flash with Quad SPI device has built-in diagnostic features providing the host system with the device status.

- Program and Erase Operation: Reporting of program or erase success, failure and suspend status
- Error Detection and Correction: 1-bit and/or 2-bit error status with address trapping and error count
- Data Integrity Check: Error detection over memory array contents
- SafeBoot: Reporting of proper flash device initialization and configuration corruption recovery
- Sector Erase Status: Reporting of erase success or failure status per sector
- Sector Erase Counter: Counts the number of erase cycles per sector

Interface overview

2.2 Signal protocols

2.2.1 SEMPER[™] Flash with Quad SPI clock modes

The SEMPERTM Flash with Quad SPI device can be driven by an embedded microcontroller (bus master) in either of the following two clocking modes:

- **Mode 0** with Clock Polarity LOW at the fall of CS# and staying LOW until it goes HIGH at capture input.
- Mode 3 with Clock Polarity HIGH at the fall of CS# then going LOW to HIGH at capture input.

For these two modes, data is latched into the device on the rising edge of the CK signal in SDR protocol and both edges of the CK signal in DDR protocol. The output data is available on the falling edge of the CK clock signal. For DDR protocol, Mode 3 is not supported.

The difference between the two modes is the clock polarity when the bus master is in Standby mode and not transferring any data.

Figure 5 SPI SDR mode support

Figure 6 SPI DDR mode support

2.3 Transaction protocol

Transaction

- During the time that CS# is active (LOW) the clock signal (CK) is toggled while command information is first transferred on the data (DQ) signals followed by address and data from the host to the flash device. The clock continues to toggle during the transfer of read data from the flash device to the host or write data from the host to the flash device. When the host has transferred the desired amount of data, the host drives the CS# inactive (HIGH). The period during which CS# is active is called a transaction on the bus.
- While CS# is inactive, the CK is not required to toggle.
- The command transfer occurs at the beginning of every transaction. The address, latency cycles, and data transfer phases are optional and their presence depends on the protocol mode or command transferred.

Transaction capture

ï CK marks the transfer of each bit or group of bits between the host and memory. Command, address and write data bits transfer occurs on CK rising edge in SDR transactions, or on every CK edge, in DDR transactions.

NoteAll attempts to read the flash memory array during a program or erase (embedded operations) are ignored. The embedded operation will continue to execute without any effect. A very limited set of commands are accepted during an embedded operation. These are discussed in **[Suspend and resume embedded operation](#page-60-0) [on page 61](#page-60-0).**

Protocol terminology

• The number of DQ signals used during the transaction, depends on the current protocol mode or command transferred. The latency cycles do not use the DQ signals for information transfer. The protocol mode options are described by the data rate and the DQ width (number of DQ signals) used during the command, address, and data phases in the following format:

WR-WR-WR, where:

- The first WR is the command bit width and rate.
- The second WR is the address bit width and rate.
- The third WR is the data bit width and rate.
- The bit width value may be 1, 2 or 4. R has a value of S for SDR or D for DDR. SDR has the same transfer value during the rising and falling edge of a clock cycle. DDR can have different transfer values during the rising and falling edges of each clock.
- Examples:
	- 1S-1S-1S means that the command is 1 bit wide SDR, the address is 1 bit wide SDR, and the data is one bit wide SDR.
	- 4S-4D-4D means that the command is 4 bits wide SDR, address, and data transfers are 4 bits wide DDR.

Protocols definition

- Protocol Modes defined for the SEMPER™ Flash with Quad SPI:
- 1. 1S-1S-1S: One DQ signal used during command transfer, address transfer, and data transfer. All phases are SDR.
- 2. 1S-2S-2S: One DQ signal used during command transfer, two DQ signals used during address transfer, and data transfer. All phases are SDR.
- 3. 1S-1S-4S: One DQ signal used during command and address transfer, four DQ signals used during data transfer. All phases are SDR.
- 4. 1S-4S-4S: One DQ signal used during command transfer, four DQ signals used during address transfer, and data transfer. All phases are SDR.
- 5. 1S-4D-4D: One DQ signal used during command transfer at SDR, four DQ signals used during address and data transfer at DDR.
- 6. 4S-4S-4S: Four DQ signals used during command transfer, address transfer, and data transfer. All phases are SDR.

- 7. 4S-4D-4D: Four DQ signals used during command transfer at SDR, four DQ signals used during address and data transfer at DDR.
- Each transaction begins with an 8-bit (1-byte) command. The command selects the type of information transfer or device operation to be performed.
- All protocols supports 3 or 4-byte addressing.

1S-1S-1S protocol (single input/output, SIO)

- The 1S-1S-1S mode is the preferred default protocol following Power-on-Reset (POR), but flash devices can be configured to reset into the Quad mode.
- This protocol uses DO[0]/SI to transfer information from host to flash device and DO[1]/SO to transfer information from flash device to host. On each DQ, information is placed on the DQ line in Most Significant bit (MSb) to Least Significant bit (LSb) order within each byte. Sequential address bytes are transferred in highest order to lowest order sequence. Sequential data bytes are transferred in lowest address to highest address order.
- In 1S-1S-1S, DQ[3:2] are not used for data transfer period. DQ[2] can be used as a WP# and DQ[3] can be used as a RESET# input. Otherwise, the DQ[3:2] signals will be high impedance.

1S-2S-2S protocol (dual input/output, DIO)

- This protocol uses DQ[1:0] signals. The 8-bit command placed on the DQ[0] in MSb to LSb order. The LSb of address byte is placed on DQ[0] with next order bit on DQ[1] signal ans so on. Sequential address bytes are transferred in highest order to lowest order sequence. Sequential data bytes in SDR are transferred in lowest address to highest address order.
- In 1S-2S-2S, DQ[3:2] are not used for data transfer period. DQ[2] can be used as a WP# and DQ[3] can be used as a RESET# input. Otherwise, the DQ[3:2] signals will be high impedance.

1S-1S-4S protocol (quad output read, QOR)

ï This protocol uses DQ[3:0] signals. The 8-bit command and address placed on the DQ[0] in MSb to LSb order. Sequential data bytes in SDR are transferred in lowest address to highest address order.

1S-4S-4S and 1S-4D-4D protocol (quad input/output, QIO)

ï This protocol uses DQ[3:0] signals. The 8-bit command placed on the DQ[0] in MSb to LSb order. The LSb of address byte is placed on DQ[0] with each higher order bit on the successively higher numbered DQ signals. Sequential address bytes are transferred in highest order to lowest order sequence. Sequential data bytes in SDR are transferred in lowest address to highest address order. Sequential data bytes in DDR are transferred only in byte pairs (words) where the byte order depends on the order in which the bytes are written or programmed in that protocol mode. Sequential data bytes are transferred in lowest address to highest address order.

4S-4S-4S and 4S-4D-4D protocol (quad peripheral interface, QPI)

• This protocol uses DO[3:0] signals. The LSb of each byte is placed on DQ[0] with each higher order bit on the successively higher numbered DQ signals. Sequential address bytes are transferred in highest order to lowest order sequence. Sequential data bytes in SDR are transferred in lowest address to highest address order. Sequential data bytes in DDR are transferred only in byte pairs (words) where the byte order depends on the order in which the bytes are written or programmed in that protocol mode. Sequential data bytes are transferred in lowest address to highest address order. **[Serial peripheral interface \(SPI, 1S-1S-1S\) on page 13](#page-12-0)** through **[Quad peripheral interface \(QPI, 4S-4S-4S and 4S-4D-4D\)](#page-17-0)** show all transaction formats by protocol mode.

2.3.1 Serial peripheral interface (SPI, 1S-1S-1S)

Figure 7 SPI transaction with command input

Figure 8 SPI transaction with command and address input

Figure 10 SPI program transaction with command, address, and data input

Interface overview

Figure 11 SPI program transaction with command and data input

Figure 12 SPI read transaction with command input (output latency)[\[2,](#page-13-0) [3\]](#page-13-1)

Figure 14 SPI read transaction with command and address input (no output latency)

Notes

2. In case of Status Register 1 and 2, Read Byte data out is the updated status.

4. In case of RDAY2_4_0 transaction, the host must provide the mode bits.

^{3.} In case of Data Learning Pattern Read, each byte outputs the DLP.

Interface overview

Figure 15 SPI transaction with output data sequence (AutoBoot)

2.3.2 Dual IO SPI (DIO, 1S-2S-2S)

Figure 16 DIO read transaction with command, address, and mode input (output latency)

Figure 17 DIO continuous read transaction with address and mode input (output latency)

2.3.3 QUAD output read SPI (QOR, 1S-1S-4S)

Figure 18 QOR SDR read transaction with command, address, and mode input (output latency)

2.3.4 QUAD IO SPI (QIO, 1S-4S-4S, 1S-4D-4D)

Figure 19 QIO SDR read transaction with command, address, and mode input (output latency)[[5](#page-15-0)]

Figure 20 QIO SDR continuous read transaction with address and mode input (output latency)[\[5\]](#page-15-0)

Figure 21 QIO DDR read transaction with command, address, and mode input (output latency)

256Mb/512Mb/1Gb SEMPER[™] Flash **Quad SPI, 1.8V/3.0V**

Interface overview

Figure 22 QIO DDR continuous read transaction with address and mode input (output latency)

Figure 23 Quad ID read transaction with command input (output latency)

2.3.5 Quad peripheral interface (QPI, 4S-4S-4S and 4S-4D-4D)

Figure 24 QPI SDR transaction with command input

Figure 25 QPI transaction with output data sequence (AutoBoot)

Figure 26 QPI SDR transaction with command and address input

Figure 27 QPI SDR read transaction with command input (output latency)

256Mb/512Mb/1Gb SEMPER[™] Flash **Quad SPI, 1.8V/3.0V**

Interface overview

Figure 28 QPI SDR transaction with command and two addresses input

Figure 30 QPI SDR program transaction with command, address, and data input

Figure 31 QPI SDR read transaction with command and address input (output latency)

Interface overview

Figure 32 QPI SDR read transaction with command, address, and mode input (output latency)[[6](#page-18-0)]

Figure 33 QPI SDR continuous read transaction with address and mode input (output latency)[\[6\]](#page-18-0)

Figure 34 QPI DDR read transaction with command, address, and mode input (output latency)[[6](#page-18-0)]

Figure 35 QPI DDR continuous read transaction with address and mode input (output latency)[[7\]](#page-19-0)

neon

Interface overview

2.4 Register naming convention

Figure 36 Register naming convention

Figure 37 Register bit naming convention

2.5 Transaction naming convention

3 Address space maps

The HL-T/HS-T family supports 24-bit as well as 32-bit (4-Byte) addresses, to enable 256Mb or 512Mb or 1Gb density devices. 4-Byte addresses allow direct addressing of up to 4GB (32Gb) address space. The address byte option can be changed by writing the respective configuration registers OR there are separate transactions also available to enter (EN4BA_0_0) and exit (EX4BA_0_0) the 4-byte address mode.

Besides flash memory array, HL-T/HS-T family includes separate address spaces for Manufacturer ID, Device ID, Unique ID, Serial Flash Discoverable Parameters (SFDP), Secure Silicon Region (SSR), and Registers.

Figure 39 HL-T/HS-T address space map overview

3.1 SEMPER[™] Flash memory array

The main flash array is divided into units called physical sectors.

The HL-T/HS-T family sector architecture supports the following options:

- 256Mb, 512Mb, 1Gb supports 256KB Uniform sector options
- 256Mb, 512Mb, 1Gb Hybrid sector options
	- Physical set of thirty-two 4KB sectors and one 128KB sector at the top or bottom of address space with all remaining sectors of 256KB
	- Physical set of sixteen 4KB sectors and one 192KB sector at both the top and bottom of the address space with all remaining sectors of 256KB

The combination of the sector architecture selection bits in Configuration Register-1 and Configuration Register-3 support the different sector architecture options of the HL-T/HS-T family. See **[Registers on page 72](#page-71-0)** for more information.

			S25HL01GT and S25HS01GT	S25HL512T and S25HS512T			S25HL256T and S25HS256T		
Sector size (KB)	Sector count	Sector range	Byte address range (sector starting address sector ending address)	Sector count	Sector range	Byte address range (sector starting address sector ending address)	Sector count	Sector range	Byte address range (sector starting address - Sector ending address)
256	512	SA00	00000000h-0003FFFFh	256	SA00	00000000h-0003FFFFh	128	SA00	00000000h-0003FFFFh
		SA511	07FC0000h-07FFFFFFh		SA255	03FC0000h-03FFFFFFh		SA127	01FC0000h-01FFFFFFh

Table 2 256KB uniform sector address map[\[8\]](#page-21-2)

Note

8. Configuration: CFR3N[3] = 1.

Table 3 Bottom hybrid configuration 1 thirty-two 4KB sectors and 256KB uniform sectors address map[\[9\]](#page-22-0)

Note

9. Configuration: CFR3N[3] = 0, CFR1N[6] = 0, CFR1N[2] = 0.

Table 4 Top hybrid configuration 1 thirty-two 4KB sectors and 256KB uniform sectors address map[\[10](#page-22-1)]

Note

10. Configuration: CFR3N[3] = 0, CFR1N[6] = 0, CFR1N[2] = 1.

Table 5 Hybrid configuration 2 bottom sixteen and top sixteen 4KB sectors address map[\[11](#page-22-2)]

Note 11. Configuration: CFR3N[3] = 0, CFR1N[6] = 1.

These are condensed tables that use a couple of sectors as references. There are address ranges that are not explicitly listed. All 4KB sectors have the pattern xxxxx000h-xxxxxFFFh. All 256KB sectors have the pattern xxx00000h-xxx3FFFFh, xxx40000h-xxx7FFFFh, xx80000h-xxxCFFFFh, or xxD0000h-xxxFFFFFh.

3.2 ID address space

This particular region of the memory is assigned to manufacturer, device, and unique identification:

- The manufacturer identification is assigned by JEDEC (see [Table 89](#page-130-2)).
- The device identification is assigned by CYPRESS[™] (see [Table 89](#page-130-2)).
- A 64-bit unique number is located in 8 bytes of the Unique Device ID address space. This Unique ID can be used as a software readable serial number that is unique for each device (see **[Table 90](#page-130-3)**).

There is no address space defined for these IDs as they can be read by providing the respective transactions only. The transactions do not need the address to read these IDs. The data in this address space is read-only data.

3.3 JEDEC JESD216 serial flash discoverable parameters (SFDP) space

The SFDP standard provides a consistent method of describing the functional and feature capabilities of this serial flash device in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features. The SFDP address space has a header starting at address zero that identifies the SFDP data structure and provides a pointer to each parameter. The SFDP address space is programmed by CYPRESS™ and read-only for the host system (see **[Table 85](#page-117-2)** through **[Table 88](#page-127-0)**).

Table 6 SFDP overview address map

3.4 SSR address space

Each HS/L-T family memory device has a 1024-byte Secure Silicon Region which is OTP address space. This address space is separate from the main flash array. The SSR area is divided into 32 individually lockable, 32-byte aligned and length regions.

In the 32-byte region starting at address zero:

- The 16 lowest bytes contain a 128-bit random number. The random number cannot be written to, erased or programmed and any attempts will return an PRGERR flag.
- The next four bytes are used to provide one bit per secure region (32 bits in total) to permanently protect once set to "0" from writing, erasing or programming.

• All other bytes are reserved.

The remaining regions are erased when shipped from CYPRESS[™], and are available for programming of additional permanent data.

3.5 Registers

Registers are small groups of memory cells used to configure how the HS/L-T family memory device operates, or to report the status of device operations. The registers are accessed by specific commands and addresses. **[Table 8](#page-24-1)** shows the address map for every available register in this flash memory device.

Table 8 Register address map

Table 8 Register address map *(continued)*

4 Features

4.1 Error detection and correction

HL-T/HS-T family devices support error detection and correction by generating an embedded Hamming error correction code during memory array programming. This ECC code is then used for error detection and correction during read operations. The ECC is based on a 16-byte data unit. When the 16-byte data unit is loaded into the Program Buffer and is transferred to the 128-bits flash memory array Line for programming (after an erase), an 8-bit ECC for each data unit is also programmed into a portion of the memory array that is not visible to the host system software. This ECC information is then checked during each flash array read operation. Any 1-bit error within the data unit will be corrected by the ECC logic. The 16-byte data unit is the smallest program granularity on which ECC is enabled.

When any amount of data is first programmed within a 16-byte data unit, the ECC value is set for the entire data unit. If additional data is subsequently programmed into the same data unit, without an erase, then the ECC for that data unit is disabled and the 1-bit ECC disable bit is set. A sector erase is needed to again enable ECC on that data unit.

These are automatic operations transparent to the user. The transparency of the ECC feature enhances data reliability for typical programming operations which write data once to each data unit while also facilitating software compatibility with previous generations of products by still allowing for single-byte programming and bit-walking (in this case, ECC will be disabled) in which the same data unit is programmed more than once.

Figure 40 16-byte ECC data unit example

SEMPER[™] NOR Flash supports 2-bit error detection as the default ECC configuration. In this configuration, any 1-bit error in a data unit is corrected and any 2-bit error is detected and reported. The 16-byte unit data requires a 9-bit Error Correction Code for 2-bit error detection. When 2-bit error detection is enabled, byte-programming, bit-walking, or multiple program operations to the same data unit (without an erase) are not allowed and will result in a Program Error. Changing the ECC mode from 1-bit error detection to 2-bit error detection, or from 2-bit error detection to 1-bit error detection will invalidate all data in the memory array. When changing the ECC mode, the host must first erase all sectors in the device. If the ECC mode is changed without erasing programmed data, subsequent read operations will result in undefined behavior.

4.1.1 ECC error reporting

There are four methods for reporting to the host system when ECC errors are detected.

- ECC Data Unit Status provides the status of 1-bit or 2-bit errors in data units.
- ECC Status Register provides the status of 1-bit or 2-bit errors since the last ECC clear or reset.
- The Address Trap Register captures the address location of the first ECC error encountered after POR or reset during memory array read.
- An ECC Error Detection counter keeps a tally of the number of 1-bit or 2-bit errors that have occurred in data units during reads.

4.1.1.1 ECC data unit status (EDUS)

- The status of ECC in each data unit is provided by the 8-bit ECC Data Unit Status.
- The ECC status transaction outputs the ECC status of the addressed data unit. The contents of the ECC Data Unit status then indicate, for the selected data unit, whether there is a 1-bit error corrected, 2-bit error detected, or the ECC is disabled for that data unit.

Bits	Field name	Function	Read/Write N = Nonvolatile V = Volatile	Factory default (binary)	Description	
EDUS[7:4]	RESRVD	Reserved For future use	$V \Rightarrow R$	0000	These bits are Reserved for future use.	
EDUS[3]	ECC2BD	ECC Error 2-bit Error Detection Flag	$V \Rightarrow R$	Ω	This bit indicates whether a two bit error is detected in the data unit. if two bit ECC error detection is enabled CFR4V[3] = 1. When CFR4V[3] = 0 and 2-bit error detection is disabled, ECC2BD bit will always be '0'. Note If 2 bit error detection is enabled (CFR4V[3] = 1), the ECCOFF bit will not be set to 1b while performing single byte programming or bit walking in a data unit that was already partially programmed. An attempt to do such byte programming or bit walking will result in a Program Error. Selection Options: $1 = Two$ Bit Error detected $0 = No error$	
EDUS[2]	RESRVD	Reserved For future use	$V \Rightarrow R$	Ω	This bit is Reserved for future use.	
EDUS[1]	ECC1BC	ECC Error 1-bit Error Detection and Correction Flag	$V \Rightarrow R$	$\mathbf 0$	This bit indicates whether an error was corrected in the data unit. Selection Options: $1 =$ Single Bit Error corrected in the addressed data unit $0 = No$ single bit error was corrected in the addressed data unit	
EDUS[0]	ECCOFF	Data Unit ECC OFF/ON Flag	$V \Rightarrow R$	0	This bit indicates whether the ECC syndrome is OFF in the data unit. Selection Options: $1 = ECC$ is OFF in the selected data unit $0 = ECC$ is ON in the selected data unit Dependency: CFR4x[3]	

Table 9 ECC data unit status

4.1.1.2 ECC status register (ECSV)

- An 8-bit ECC Status Register provides the status of 1-bit or 2-bit errors during normal reads since last ECC clear or reset. ECC Status Register does not have user programmable nonvolatile bits, all defined bits are volatile read only bits. The default state of these bits are set by hardware.
- ï ECC Status Register can be accessed through the Read Any Register transaction. The correct sequence for Read Any Register based ECSV is read as follows:
	- Read data from memory array using any of the Read transaction
	- ECSV is updated by the device
	- Read Any Register transaction of ECSV provides the status of any ECC event since the last clear or reset.
- ï ECSV is cleared by POR, CS# Signaling Reset, Hardware/Software reset, or a Clear ECC Status Register transaction.

4.1.1.3 ECC error address trap (EATV)

• A 32-bit register is provided to capture the ECC data unit address where an ECC error is first encountered during a read of the flash array. Only the address of the first enabled error type ("2-bit only" or "1-bit or 2-bit" as selected in CFR4N[3]) encountered after POR, hardware reset, or the ECC Clear transaction is captured. The EATV Register is only updated during Read transactions.

The EATV Register contains the address that was accessed when the error was detected. The failing bits may not be located at the exact address indicated in the register, but will be located within the aligned 16-byte ECC data unit where the error was detected. If errors are found in multiple ECC data units during a single read operation, only the address of the first failing ECC unit address is captured in the EATV Register.

When 2-bit error detection is not enabled and the same ECC unit is programmed more than once, ECC error detection for that ECC unit is disabled, therefore no error can be recognized to trap the address.

The Address Trap Register has a valid address when the ECC Status Register (ECSV) bit 3 or $4 = 1$.

- The Address Trap Register can be read using the Read Any Register transaction.
- Clear ECC Status Register transaction, POR, or CS# Signaling/Hardware/Software reset clears the Address Trap Register.

4.1.1.4 ECC error detection counter (ECTV)

• A 16-bit register is provided to count the number of 1-bit or 2-bit errors that occur as data is read from the flash memory array. Only errors recognized in the main array will cause the Error Detection Counter to increment. ECTV Register is only updated during Read transaction. Read ECC Status transaction does not affect the ECTV Register.

The 16-bit Error Detection Counter will not increment beyond FFFFh. However, the ECC continues to work.

Note that during continuous read operations, when a 1-bit or a 2-bit error is detected, the clock may continue toggling and the memory device will continue incrementing the data address and placing new data on the DQ signals; any additional data units with errors that are encountered will be counted until CS# is brought back HIGH.

During a read transaction only one error is counted for each data unit found with an error. Each read transaction will cause a new read of the target data unit. If multiple read transactions access the same data unit containing an error, the error counter will increment each time that data unit is read.

When 2-bit error detection is not enabled and the same data unit is programmed more than once, ECC error detection for that data unit is disabled so, no error can be recognized or counted.

- The ECC Error Detection Counter Register can be read using the Read Any Register transaction.
- ECTV Register is set to 0 on POR, CS# Signaling/Hardware/Software Reset or with Clear ECC Status Register transaction.

4.1.2 ECC related registers and transactions

Table 10 ECC related registers and transactions

4.2 Infineon[®] Endurance Flex architecture (wear leveling)

Infineon[®] Endurance Flex architecture allows partitioning of the main memory array into regions which can be configured as either high endurance or long retention. Infineon® Endurance Flex architecture implements wear leveling in high endurance regions where program/erase cycles are spread evenly across all the sectors which are part of the wear leveling pool. This greatly improves the reliability of the device by avoiding premature wear-out of an individual sector.

Architecturally, Infineon[®] Endurance Flex architecture's wear leveling algorithm is based on a mapping of logical sectors to physical sectors. During the lifetime of the part, this mapping is changed to maintain a uniform distribution of program/erase cycles over all physical sectors. The logical to physical mapping information is stored in a dedicated flash array which is updated when sectors are swapped. Sector swaps occur when an erase transaction is given.

Infineon[®] Endurance Flex architecture's high endurance region requires a minimum set of 20 sectors. To provide flexibility between configuring long retention, high endurance, or both regions, a four pointer architecture is provided. The factory default setting designates all sectors as high endurance as part of the wear leveling pool with all pointers disabled. The four pointers can be used to form a maximum of five regions which can each be configured as long retention or high endurance.

[Figure 41](#page-30-0) provides an overview of the Infineon[®] Endurance Flex architecture. It shows the five possible regions based on different sector architecture.

Features

Figure 41 Infineon Endurance Flex architecture overview

Features

Figure 42 Infineon[®] Endurance Flex architecture overview (Continued)

Table 11 Region definitions[[13](#page-32-0), [14](#page-32-1), [15,](#page-32-2) [16](#page-32-3)]

Notes

13. The pointer addresses must obey the following rules:

Pointer#4 address Pointer#3 address

Pointer#3 address > Pointer#2 address

Pointer#2 address > Pointer#1 address

14. 4KB sectors are excluded.

15. It is required that the high data endurance and long data retention regions are configured at the time the device is first powered-up by the customer. Once configured, they can never be changed again.

16. The minimum size of any high endurance region is 20 sectors.

4.2.1 Configuration 1: Maximum endurance - Single high endurance region

Maximum endurance is achieved when all 256KB sectors are designated as high endurance. All sectors must be designated as high endurance using the Infineon $^{\circledR}$ Endurance Flex architecture pointer. Maximum endurance pointer configuration is shown in **[Table 12](#page-32-4)**.

Table 12 Infineon Endurance Flex architecture pointer values for maximum endurance configuration[\[17](#page-32-6)]

Note

17. This is also the default configuration of the device.

4.2.2 Configuration 2: Two region selection - One long retention region and one high endurance region

Sectors for long retention or high endurance must be delineated using the Infineon $^{\circledR}$ Endurance Flex architecture pointer. Region 0 is defined as long retention and consists of 16 sectors. Region 1 is defined as high endurance and has 240 sectors. The pointer setup for two region configuration is shown in **[Table 13](#page-32-5)**. The number of pointers defined is based on the number of regions configured.

4.2.3 InfineonÆ Endurance Flex architecture related registers and transaction

Table 14 Infineon[®] Endurance Flex architecture related registers and transactions

4.3 Data integrity CRC

HL-T/HS-T family devices have a group of transactions to perform a hardware accelerated Cyclic Redundancy Check (CRC) calculation over a user defined address range in the memory array. The calculation is another type of embedded operation similar to programming or erase, in which the device is busy while the calculation is in progress. The CRC operation uses the following CRC32 polynomial to determine the CRC check-value.

 ${\sf CRC}$ 32 Polynomial: X 32 + X 28 + X 27 + X 26 + X 25 + X 23 + X 20 + X 19 + X 18 + X 14 + X 13 + X 11 + X 10 + X 9 + X 8 + X 6 + 1

The check-value generation sequence is started by entering the DICHK_4_1 transaction. The transaction includes loading the beginning address into the CRC Start Address Register identifying the beginning of the address range that will be covered by the CRC calculation. The transaction also includes loading the ending address into the CRC End Address Register. Bringing CS# HIGH starts the CRC calculation. The CRC process calculates the check-value on the data contained at the starting address through the ending address.

During the calculation period the device goes into the Busy state (STR1V[0] - RDYBSY = 1). Once the check-value calculation has completed the device returns to the Ready state (STR1V[0] - RDYBSY = 0) and the calculated check-value is available to be read. The check-value is stored in the Data Integrity CRC Register (DCRV[31:0]) and can be read using Read Any Register (RDARG_C_0) transaction.

The check-value calculation can only be initiated when the device is in Standby State; and once started it can be suspended with the CRC Suspend transaction (SPEPD_0_0) to read data from the memory array. During the Suspended state the CRC Suspend Status Bit in the Status Register 2 will be set (STR2V[4] - DICRCS = 1). Once suspended, the host can read the Status Register, read data from the array and can resume the CRC calculation by using the CRC Resume transaction (RSEPD_0_0).

The Ending Address (ENDADD) must be at least two addresses higher than the Starting Address (STRADD). If ENDADD < STRADD + 3 the check-value calculation will abort and the device will return to the Ready state (STR1V[0] - RDYBSY = 0). Data Integrity CRC abort status bit will be set (STR2V[3] - DICRCA = 1) to indicate the aborted condition. The DICRCA bit can be cleared, once set, by Software reset or a valid subsequent CRC command execution. If ENDADD < STRADD + 3, the check-value will hold indeterminate data.

Note Any invalid transaction during CRC check-value calculation can corrupt the check-value data.

4.3.1 Data integrity check related registers and transactions

Table 15 Data integrity CRC related registers and transactions

4.4 Data protection schemes

Data protection is required to safeguard against unintended changes to stored data and device configuration. This includes inadvertent erasing or programming the memory array as well as writing to the configuration registers which can alter the functionality of the device. Three types of protection schemes are discussed which range from protecting either a single or a group of sectors to either a portion or the complete memory array. **[Figure 43](#page-34-1)** shows an overview of different protection schemes along with applicable data regions.

Figure 43 Data protection and security (write/program/erase) schemes

4.4.1 Legacy block protection (LBP)

The Legacy Block Protection (LBP) is a block-based data protection scheme. LBP supports compatibility with legacy serial NOR Flash devices. LBP provides protection for data in the memory array and device configuration by protecting Status and Configuration registers.

4.4.1.1 Memory array protection

The protection for the memory array is with block size selection, which is achieved through a combination of bits present in the Status Register 1 (STR1N[4:2]/STR1V[4:2] - LBPROT[2:0]) and Configuration Register 1 (CFR1N[5]/CFR1V[5] - TBPROT).

[Table 16](#page-35-1) provides the LBP memory array block selection summary.

4.4.1.2 Configuration protection

LBP has selection bits in Configuration Register 1 (CFR1N[4,0]/CFR1V[4,0] - PLPROT, TLPROT) which either permanently or temporarily protect Status and Configuration registers, thereby again protecting the device's configuration. The temporary protection remains in effect until the next power down or hardware reset or CS# signaling reset.

Note 18. Protecting the configuration also protects the memory array blocks which have been selected for protection.

4.4.1.3 Write protect signal

The Write Protect (DQ2_WP#) input in combination with the Status Register Write Disable bit (STR1x[7]) provide hardware input signal controlled protection. When WP# is LOW and STR1x[7] is set to "1" Status Register 1 (STR1N and STR1V) and Configuration register-1 (CFR1N and CFR1V) are protected from alteration. This prevents disabling or changing the protection defined by the Block Protect bits.

4.4.1.4 Legacy block protection flowchart

The LBP protection scheme flowchart is shown in **[Figure 44](#page-36-0)**.

Figure 44 Legacy block protection flowchart

4.4.1.5 LBP related registers and transactions

Table 18 LBP related registers and transactions

4.4.2 Advanced sector protection (ASP)

The Advanced Sector Protection (ASP) scheme allows each memory array sector to be independently controlled for protection against erasing or programming, either by volatile or nonvolatile locking features. The nonvolatile locking configuration can also be locked, as well as password-protected.

The main memory array sectors are protected against erase and program by volatile (DYB) and nonvolatile (PPB) protection bit pairs. Each DYB/PPB bit pair can be individually set to '0' protecting the related sector or cleared to '1' un-protecting the related sector. DYB protection bits can be set and cleared as often as needed whereas PPB bits being nonvolatile must adhere to their respective technology based endurance requirements. **[Figure 45](#page-37-0)** shows an overview of ASP.

Features

Figure 45 Advanced sector protection (Nonvolatile)

Figure 46 DYB and PPB protection control

ASP provides a rich set of configuration options producing multiple data protection schemes which can be employed based on design or system needs. These configuration options are discussed in **[Configuration](#page-38-0) [protection on page 39](#page-38-0)** through **[ASP related registers and transactions on page 44](#page-43-0)**.

4.4.2.1 Configuration protection

ASP provides provisions to protect device's configuration through Persistent Protection scheme. Selecting bit 1 in Advanced Sector Protection Register (ASPO[1] - ASPPER) selects the Persistent Protection scheme and protects the following registers or register bits from write or program:

- ï CFR1V[6,5,4,2]/CFR1N[6,5,4,2] SP4KBS, TBPROT, PLPROT, TB4KBS
- CFR3N[3]/CFR3V[3] UNHYSA
- \cdot ASPO $[15:0]$
- \cdot PWDO[63:0]

The persistent protection scheme flowchart is shown in **[Figure 47](#page-38-1)**.

Figure 47 Persistent protection scheme flowchart

4.4.2.2 Dynamic DYB (volatile) sector protection

Dynamic Protection Bits (DYB) are volatile and unique for each sector and can be individually modified. DYBs only control protection for sectors that have their PPBs cleared. By issuing the DYB Write transaction, the DYB are set to 0 or cleared to 1, thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes, yet does not prevent the easy removal of protection when changes are needed. The DYB can be set to 0 or cleared to 1 as often as needed

In Dynamic Sector Protection scheme, an option is provided to reset all DYB volatile protection bits to '0' upon power up (protected), essentially protecting all sectors from erase or program. Selecting bit 4 in the Advanced Sector Protection Register (ASPO[4] - ASPDYB) selects the Dynamic Protection (DYB) for all sectors at power-up protection scheme. These DYB bits can be individually set to '1', if desired. The Dynamic Sector Protection scheme flowchart showing power up protection is shown in **[Figure 48](#page-39-0)**.

Figure 48 Dynamic sector protection scheme flowchart

4.4.2.3 Permanent/Temporary PPB (nonvolatile) sector protection

Each nonvolatile bit (PPB) provides nonvolatile protection for an individual memory sector, which remains locked (protection enabled) until its corresponding bit is cleared to 1. There are two options to control the PPB based nonvolatile selection in ASP, namely Permanent and Temporary.

4.4.2.4 Permanent PPB protection scheme

The PPB are located in a separate nonvolatile flash array. One of the PPB bits is assigned to each sector. When a PPB is programmed to 0 its related sector is protected from program and erase operations. The PPB are programmed individually but must be erased as a group, similar to the way individual words may be programmed in the main array but an entire PPB sector must be erased at the same time. Programming a PPB bit requires the typical word programming time. During a PPB bit programming operation or PPB bit erasing, the Status Register can be accessed to determine when the operation has completed. Erasing all the PPBs requires typical sector erase time.

Permanent PPB based protection scheme, as the name applies, is permanent and can never be altered. Once the PPB architecture is decided, selecting bit 0 in Advanced Sector Protection Register (ASPO[0]) enables the Permanent Protection for all PPB bits essentially disabling all PPB erase and program operations. ASPO is also protected from write or program.

The Permanent PPB Protection scheme flowchart is shown in **[Figure 49](#page-40-0)**.

Features

Figure 49 Permanent PPB sector protection flowchart

4.4.2.5 Temporary PPB protection scheme

PPB based nonvolatile protection architecture can be temporarily locked where erasing and programming of the individual PPB bits is inhibited. The Persistent Protection Lock Bit (PPBLock) is a volatile bit for protecting all PPB bits. When cleared to 0, it locks all PPBs and when set to 1, it allows the PPBs to be changed. There is only one PPB Lock Bit per device. The PPBLock transaction (WRPLB_0_0) is used to clear the bit to 0. The PPB Lock Bit must be cleared to 0 only after all the PPBs are configured to the desired settings. The PPB Lock Bit is set to 1 during POR or a Hardware Reset. When cleared with the PPBLock transaction, no software command sequence can set PPBLock, only another Hardware Reset or Power-Up can set PPBLock.

Note Temporary PPB Protection does not require any ASP configuration.

4.4.2.6 Password protection scheme

Password Protection scheme allows an even higher level of security, by requiring a 64-bit password for setting PPBLock. In addition to this password requirement, after Power-Up or Hardware Reset, the PPB Lock Bit is cleared to 0 to ensure protection at Power-Up. Successful execution of the Password Unlock transaction by entering the entire password sets the PPB Lock Bit to 1, allowing for sector PPB modifications. Selecting bit 2 in Advanced Sector Protection Register (ASPO[2] - ASPPWD) selects the Password Protection scheme. Password Protection scheme also protects ASPO from write or program.

Note A password must be programmed before selecting the password protection scheme. The password unlock SPI transaction (PWDUL_0_1) is used to provide a password for comparison.

The Password Protection scheme flowchart is shown in **[Figure 50](#page-41-0)**.

Figure 50 Password protection scheme flowchart

4.4.2.7 Read password protection scheme

The Read Password Protection scheme replaces the Password Protection scheme and provides the most data protection. The Read Password Protection scheme enables protecting the flash Memory Array from read, program, and erase. Only the lowest or highest (256KB) sector address range, selected by bit 5 of Configuration Register 1 (CFR1x[5] - TBPROT), remains readable until a successful Password Unlock transaction is complete. A '0' selects from the top most sector and a '1' selects from the bottom most sector irrespective of the sector address supplied in the read transaction. Note that reads from the read-protected portion of the array will alias back to the readable sector.

Clear Program and Erase Failure Flags transaction, all memory array Read transactions, Password Unlock transaction, Read manufacturer and device ID transaction, Read SFDP transaction, Read Status Register -1 transaction, Read Status Register-2 transaction, Read ECC Status transaction, Clear ECC Status Register transaction, and Enter DPD Mode transaction are allowed during Password Read Mode before the Password is supplied.

Note A password must be programmed before selecting the Read Password Protection Scheme. The password unlock SPI transaction

(PWDUL_0_1) is used to provide a password for comparison.

The Read Password Protection scheme flowchart is shown in **[Figure 51](#page-42-0)**.

Features

Figure 51 Read password protection scheme flowchart

4.4.2.8 PPB Bits - OTP selection

ASP provides a configuration option to permanently disable the PPB erase transaction (ERPPB_0_0). This makes all PPB bits OTP. With this option, once the PPB protection is selected, it can never be changed. Selecting bit 3 in Advanced Sector Protection Register (ASPO[3] - ASPPPB) makes PPB bits OTP.

4.4.2.9 General ASP guidelines

- Persistent protection (ASPPER) and Password protection (ASPPWD) are mutually exclusive only one option can be programmed.
- Read Password protection (ASPRDP) if desired, must be programmed at the same time as Password protection (ASPPWD).
- ï Once the password is programmed and verified, the Password Protection scheme (ASPPWD) must be programmed (to 0) to prevent reading the password.
- When the Read Password scheme and Password Protection scheme are enabled (i.e. ASPO[5] ASPRDP, ASPO[2] - ASPPWD are programmed to 0), then all addresses are redirected to the Boot Sector until the password unlocking sequence is properly entered with the correct password. At which time, the Read Password Mode is disabled and all addressing will select the proper location.
- ï Programming memory spaces or writing registers is not allowed when Read Password Protection Mode is active.

4.4.2.10 ASP related registers and transactions

Table 19 ASP related registers and transactions

4.4.3 Secure silicon region (SSR)

Secure Silicon Region (SSR) is a 1024 byte memory region (separate from the main memory array). The 1024 bytes are divided into 32, individually lockable 32-byte regions. **[Figure 52](#page-43-1)** provides an overview of SSR.

Figure 52 OTP protection (nonvolatile)

The first 32-byte region (starting at address 0) provides the protection mechanism for the other 32-byte regions. The sixteen lowest bytes of this region contain a 128-bit random number. The random number cannot be written to, erased or programmed. The next four bytes (32 bits in total) of this region provide protection from programming if set to '0' for the remaining 32-byte regions - one bit per 32-byte region. All other bytes are reserved.

Note Attempting to Erase or Program the 128-bit random number will result in ERSERR or PRGERR, respectively. A hardware Reset is required to bring the device back to Standby mode.

4.4.3.1 SSR related registers and transactions

Table 20 SSR related registers and transactions

4.5 SafeBoot

SEMPER[™] Flash memory devices contain an embedded microcontroller which is used to initialized the device, manage embedded operations, and perform other advanced functionality. An initialization failure of this embedded microcontroller or corruption of the nonvolatile configuration registers can render the flash device unusable. Baring a catastrophic event, such as permanent corruption of the embedded microcontroller firmware, it is possible to recover the device.

The SafeBoot feature allows Status Register polling to detect an embedded microcontroller initialization failure or configuration register corruption through error signatures.

4.5.1 Microcontroller initialization failure detection

If the microcontroller embedded in the flash device fails to initialize, a hardware reset can recover the device, unless it is a catastrophic failure. This hardware reset must be initiated by the Host controller. Upon detecting a failed microcontroller initialization, the flash device automatically reverts to its Default Boot mode (1S-1S-1S) and provides a failure signature in its Status Register.

[Table 21](#page-44-1) shows the device's Status Register bits upon detecting an initialization failure.

Table 21 Status register 1 power-on detection signature

Table 22 Interface configuration upon detecting power-on failure[[19\]](#page-44-0)

Note

19. For reading the Status Register, providing the NonVolatile Status Register address to RDARG_C_0 will produce indeterminate results.

4.5.1.1 Host polling behavior

The host will need to go through a Status Register polling sequence to determine if an initialization failure has occurred in the device. The flowchart for the sequence is shown in **[Figure 53](#page-45-1)**.

Figure 53 Host polling sequence for microcontroller initialization failure detection

Note The polling sequence must start from the higher I/O interface configuration to lower I/O interface configuration only. For example, 4S-4D-4D to 1S-1S-1S.

4.5.1.2 Microcontroller initialization failure detection related registers and transactions

Table 23 Microcontroller initialization failure related registers and transactions

4.5.2 Configuration corruption detection

If during device's configuration update, such as writing to a nonvolatile register, a power loss occurs or a hardware reset is initiated, the write register transaction will get interrupted. The device will return to Standby mode, but the nonvolatile register data is most likely corrupted since the embedded write operation was prematurely terminated. During the next power-up, the configuration corruption is detected and the device reverts to its Default Boot mode (1S-1S-1S) and allows rewriting the configuration again. The device will maintain the configured protection scheme.

[Table 24](#page-46-0) shows the device's Status Register bits upon detecting a configuration corruption.

Table 24 Status Register 1 configuration corruption detection signature

Table 25 Interface configuration upon detecting configuration corruption

4.5.2.1 Host polling behavior

The host will need to go through a Status Register polling sequence to determine if a Configuration corruption has occurred in the device. The flowchart for the sequence is shown in **[Figure 54](#page-47-0)**.

Figure 54 Host polling sequence for configuration corruption detection

Note The polling sequence must start from a higher I/O interface configuration to a lower I/O interface configuration. As an example, 4S-4D-4D to 1S-1S-1S. Not the other way around.

4.5.2.2 Configuration corruption detection related registers

Table 26 Configuration corruption detection related registers and transactions

4.6 AutoBoot

AutoBoot allows the host to read data from HL-T/HS-T family of devices after power up or after a hardware reset without having to send any read transactions (including the address). Based on the device configuration, data is output on the interface I/Os once CS# is brought LOW and CK is toggled.

The starting address for the read data is specified in the AutoBoot Register (ATBN[31:9] - STADR[22:0]). This starting address can be at any page boundary location in the memory (512 byte page boundary). Also identified in the AutoBoot Register is a starting delay which is represented as the number of clock cycles (ATBN[8:1] - STDLY[7:0]). This delay is instituted before the data is read out. The delay can be programmed to meet the host's requirements but a minimum amount is required to meet the memory access times based on the frequency for operation. It is highly recommended to check the Status Register 1 value after successful or unsuccessful AutoBoot execution to verify the configuration corruption (SafeBoot).

Note Wrap function must be disabled for AutoBoot.

Note AutoBoot is disabled when the Read Password feature is enabled, as part of the Advanced Sector Protection. It is recommended to disable AutoBoot (ATBN[0] - ATBTEN) when Read Password feature is enabled.

Note It is highly recommended to assign first AutoBoot address in the Long Retention region.

4.6.1 AutoBoot related registers and transactions

Table 27 AutoBoot related registers and transactions

4.7 Read

HL-T/HS-T supports different read transactions to access different memory maps, namely: Read Memory array, Read Device Identification, Read Register, Read Secure Silicon, Read Protection DYB and PPB bits.

These read transactions can use any protocol mentioned in the Transaction Protocols section and potentially can use the following features:

- The read transactions require latency cycles following the address to allow time to access the memory array (except RDAY1_4_0 and RDAY1_C_0 of 1S-1S-1S protocol) (see **[Table 49](#page-78-0)**).
- The read transactions can use the Data Learning Pattern (DLP) driven by the memory, on all data outputs, in the latency cycles immediately before the start of data (see **[Data learning pattern \(DLP\) on page 54](#page-53-0)**).
- The read transaction has the option of wrapped read length and alignment groups of 8-, 16-, 32-, or 64-bytes (see **[Table 52](#page-80-0)** and **[Table 53](#page-81-0)**).

4.7.1 Read identification transactions

There are three unique identification transactions, each support Single and Quad SPI Protocols (see **[Transaction](#page-90-1) [table on page 91](#page-90-1)**).

4.7.1.1 Read device identification transaction

The Read Device Identification (RDIDN_0_0) transaction provides read access to manufacturer identification and device identification. The transaction uses latency cycles set by (CFR3V[7:6]) to enable maximum clock frequency of 166MHz.

4.7.1.2 Read quad identification

The Read Quad Identification (RDQID_0) transaction provides read access to manufacturer identification, device identification information. This transaction is an alternate way of reading the same information provided by the RDIDN_0_0 transaction while in OPI mode. In all other respects the transaction behaves the same as the RDIDN 0 0 transaction.

The transaction is recognized only when the device is in Quad mode (CFR1V[1] = 1). The instruction is shifted in on DQ0-DQ3. After the last bit of the instruction is shifted into the device, then dummy cycles then, one byte of manufacturer identification and two bytes of device identification will be shifted sequentially out on DQ0-DQ3. Continued shifting of output beyond the end of the defined ID address space will provide undefined data. The maximum clock frequency for the transaction is 166MHz.

4.7.1.3 Read SFDP transaction

The Read Serial Flash Discoverable Parameters (RSFDP_3_0) transaction provides access to the JEDEC Serial Flash Discovery Parameters (SFDP) (see **[Transaction table on page 91](#page-90-1)**). The transaction uses a 3-byte address scheme. If a non-zero address is set, the selected location in the SFDP space is the starting point of the data read. This enables random access to any parameter in the SFDP space. Continuous (sequential) read is supported with the RSFDP₃ 0 transaction. Eight latency cycles are required. Read SFDP Transaction is not supported in Read Password mode before the password is provided. The maximum clock frequency for the Read SFDP transaction is 50MHz.

4.7.1.4 Read unique identification transaction

Read Unique Identification (RDUID_0_0) transaction is similar to Read Device Identification transaction, but accesses a different 64-bit number which is unique to each device. It is factory programmed.

4.7.1.5 Read identification related register and transaction

Table 28 Read identification related registers and transactions

4.7.2 Read memory array transactions

Memory array data can be read from the memory starting at any byte boundary. Data bytes are sequentially read from incrementally higher byte addresses until the host ends the data transfer by driving CS# input HIGH. If the byte address reaches the maximum address of the memory array, the read will continue at address zero of the array.

4.7.2.1 SPI read and read fast transactions

The SPI Read SDR and Read Fast SDR transactions (1S-1S-1S) are supported for Host systems that require backward compatibility to legacy SPI. Read Fast SDR transaction is available with 3- or 4-byte address options. This protocol does not support the DLP for capture of data. The option of wrapped read length is available. The Read transaction is for maximum clock frequency of 50MHz and requires no latency cycles. The Fast Read Transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum clock frequency of 166MHz (see **[Transaction](#page-90-1) [table on page 91](#page-90-1)**).

The Read Fast 4-Byte transaction has continuous read mode bits that follow the address so, a series of Read Fast 4-Byte transactions can eliminate the eight-bit command after the first Read Fast 4-Byte command sends a mode bit pattern of Axh that indicates the following transaction will also be a Read Fast 4-Byte command. The first Read Fast 4-Byte command in a series starts with the 8-bit command, followed by address, followed by eight cycles of mode bits, followed by an optional latency period. If the mode bit pattern is Axh the next transaction is assumed to be an additional Read Fast 4-Byte transaction that does not provide command bits. That transaction starts with address, followed by mode bits, followed by optional latency. Then the memory contents, at the address given, are shifted out on DQ1_SO.

4.7.2.2 Read SDR dual I/O transaction

The Read SDR Dual I/O transaction provides high data throughput using Dual I/O SDR (1S-2S-2S) protocol. This protocol does not support DLP for capture of data. The option of wrapped read length is available. It supports 3 or 4-byte address options. It supports the mode bits and continuous read transactions. This transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum 166MHz clock frequency (see **[Transaction table on page](#page-90-1) [91](#page-90-1)**).

4.7.2.3 Read SDR quad output transaction

The Read SDR Quad Output transaction uses the SDR Quad Output (1S-1S-4S) protocol. This protocol supports the DLP for capture of data. The option of wrapped read length is available. It supports 3- or 4-byte address options. This transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum 166MHz clock frequency (see **[Transaction table on page 91](#page-90-1)**).

4.7.2.4 Read SDR and DDR quad I/O transaction

The Read SDR Quad I/O transaction uses the SDR Quad I/O (1S-4S-4S) protocol and Read DDR Quad I/O transaction uses the DDR Quad I/O (1S-4D-4D) protocol. These protocols supports the DLP for capture of data. The option of wrapped read length is available. Both transactions also support the mode bits and continuous read transactions. In SDR Quad I/O transaction, the mode bit pattern is Axh and the next transaction is assumed to be an additional SDR Quad I/O transaction that does not provide command bits.

In DDR Quad I/O transaction, the mode bit pattern is A5h and the next transaction is assumed to be an additional DDR Quad I/O transaction that does not provide command bits. They support 3- or 4-byte address options. These transactions use latency cycles set by (CFR2V[3:0]) to enable maximum 166MHz clock frequency (see **[Transaction](#page-90-1) [table on page 91](#page-90-1)**).

4.7.2.5 Read QPI SDR and DDR transaction

The Read QPI SDR transaction uses the SDR QPI(4S-4S-4S) protocol and Read QPI DDR transaction uses the DDR QPI (4S-4D-4D) protocol. These protocols supports the DLP for capture of data. The option of wrapped read length is available. Both transactions also support the mode bits and continuous read transactions. In SDR QPI transaction, the mode bit pattern is Axh and the next transaction is assumed to be an additional SDR QPI transaction that does not provide command bits.

In DDR QPI transaction, the mode bit pattern is A5h and the next transaction is assumed to be an additional DDR QPI transaction that does not provide command bits. They support 3- or 4-byte address options. These transactions use latency cycles set by (CFR2V[3:0]) to enable maximum 166MHz clock frequency (see **[Transaction table](#page-90-1) [on page 91](#page-90-1)**).

4.7.2.6 Read memory array related registers and transactions

Table 29 Read memory array related registers and transactions

4.7.3 Read registers transactions

There are multiple registers for reporting embedded operation status or controlling device configuration options. Registers contain both volatile and nonvolatile bits. There are two ways to read the Registers. The Read Any Register transaction provides a way to read all device registers: nonvolatile and volatile by address selection. There are also dedicated Register Read transactions, which are defined per register and only read the contents of that register.

4.7.3.1 Read any register

The Read Any Register (RDARG C 0) transaction is the best way to read all device registers, both nonvolatile and volatile. The transaction includes the address of the register to be read (see **[Transaction table on page 91](#page-90-1)**). This is followed by a number of latency cycles set by (CFR2V[3:0]) for reading nonvolatile registers and CFR3V[7:6] for reading volatile registers. See **[Table 49](#page-78-0)** for NV Registers latency cycles and **[Table 51](#page-80-1)** for Volatile Registers latency cycles. Then, the selected register contents are returned. If the read access is continued, the same addressed register contents are returned until the transaction is terminated; only one byte register location is read by each RDARG_C_0 transaction. For registers with more that one byte of data, the RDARG_C_0 transaction must again be used to read each byte of data.

The maximum clock frequency for the RDARG_C_0 transaction is 166MHz.

The RDARG_C_0 transaction can be used during embedded operations to read Status Register 1 (STR1V). It is not used for reading registers such as ASP PPB Access Register (PPAV) and ASP Dynamic Block Access Register (DYAV). There are separate commands required to select and read the location in the array accessed. The RDARG_C_0 transaction will read invalid data from the PASS Register locations if the ASP Password protection mode is selected by programming ASPR[2:0]. Reading undefined locations provides undefined data.

4.7.3.2 Read status registers transaction

The Read Status Register (RDSR1_0_0, RDSR2_0_0) transactions allow the Status Registers' volatile contents to be read. The transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz.

The volatile version of Status Registers contents can be read at any time, even while a program, erase, or write operation is in progress.

It is possible to read Status Register 1 continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read.

4.7.3.3 Read configuration register transaction

The Read Configuration Register (RDCR1_0_0) transaction allows the Configuration registers volatile contents be read. The transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz.

The volatile version of Status Registers contents can be read at any time, even while a program, erase, or write operation is in progress.

It is possible to read Configuration Registers continuously by providing multiples of eight clock cycles. The status is updated for each eight cycle read.

4.7.3.4 Read dynamic protection bit (DYB) access register transaction

The Read DYB Access Register (RDDYB_4_0,RDDYB_C_0) transaction reads the contents of the DYB Access Register. The transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz. It is possible to read DYB Access register continuously, however the address of the DYB register does not increment, so the entire DYB array cannot be read in this fashion. Each location must be read with a separate Read DYB transaction.

4.7.3.5 Read persistent protection bit (PPB) access register transaction

The Read PPB Access Register (RDPBB_4_0,RDPBB_C_0) transaction reads the contents of the PPB Access Register. The transaction uses latency cycles set by (CFR2V[3:0]) to enable maximum clock frequency of 166MHz. It is possible to read PPB Access Register continuously, however the address of the PPB register does not increment, so the entire PPB array cannot be read in this fashion. Each location must be read with a separate Read PPB transaction.

4.7.3.6 Read PPB lock registers transaction

The Read PPB Lock Register (RDPLB_0_0) transactions allow the content of the nonvolatile registers to be read. The transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz. It is possible to read PPB Lock Bit continuously.

4.7.3.7 Read ECC data unit status

The Read ECC Data Unit Status (RDECC_4_0, RDECC_C_0) transaction is used to determine the ECC status of the addressed unit data. In this transaction, the LSb of the address must be aligned to an ECC data unit. This transaction uses latency cycles set by (CFR3V[7:6]) for reading volatile registers to enable maximum clock frequency of 166MHz.

The byte contents of the ECC Status for the selected ECC unit is then output. Any following data will be indeterminate. To read the next ECC unit status, another RDECC_4_0 or RDECC_C_0 transaction should be sent out to the next address, incremented by 16 [Data Unit size/8] bytes.

4.7.3.8 Read register related registers and transactions

Table 30 Read register related registers and transactions

4.7.4 Data learning pattern (DLP)

The device supports Data Learning Pattern (DLP) which allows the host controller to optimize the data capture window. The READ preamble training is only available in Quad Mode READs. The programmable training pattern is stored in a DLP Register. To enable training, a non-zero pattern must be stored in the DLP Register. The device outputs the pattern during the latency cycles. Bus Turnaround between the end of the address input by the host and the pattern output by the device is not a concern since the first three latency clock cycles are treated as dummy cycles. All IO signals transition the same data learning pattern bits.

The device outputs the learning pattern during latency cycles. The pattern driven on the IO signals depends on the number of latency cycles available for the READ transaction. If the latency is set to at least 9 clock cycles for SDR operation, the device will output the pattern on the IOs on the last 8 clock cycles before outputting the READ data. However, if the latency is set to less than 9 clock cycles, no data learning pattern is outputted. If the latency is set to at least 5 clock cycles for DDR operation, the device will output the pattern on the IOs on the last 4 clock cycles before outputting the READ data. However, if the latency is set to less than 4 clock cycles, no data learning pattern is outputted.

4.7.4.1 Data learning pattern related registers and transactions

Table 31 DLP related registers and transactions

4.8 Write

There are write transactions for writing to the Registers. These write transactions can use the SPI and Quad SPI protocols as mentioned in the Transaction Protocols section:

4.8.1 Write enable transaction

The Write Enable (WRENB_0_0) transaction sets the Write Program Enable Status (WRPGEN) bit of the Status Register 1 (STR1V[1]) to 1. The WRPGEN bit must be set to 1 by issuing the Write Enable (WRENB_0_0) Transaction to enable write, program, and erase transactions (see **[Transaction table on page 91](#page-90-1)**).

4.8.2 Write enable for volatile registers

The volatile Status and Configuration registers, can be written by sending the WRENV_0_0 transaction followed by any write register transactions. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical nonvolatile bit write cycles or affecting the endurance of the status or configuration nonvolatile register bits. The WRENV_0_0 transaction is used only to direct the following write register transaction to change the volatile status and configuration register bit values.

4.8.3 Write disable transaction

The Write Disable (WRDIS_0_0) transaction clears the Write Program Enable Status (WRPGEN) bit of the Status Register 1 (STR1V[1]) to 0.

The WRPGEN bit can be cleared to 0 by issuing the Write Disable (WRDIS_0_0) transaction to disable commands that requires WRPGEN be set to 1 for execution. The WRDIS_0_0 transaction can be used by the user to protect memory areas against inadvertent write, program, or erase operations that can corrupt the contents of the memory. The WRDIS 0 0 transaction is ignored during an embedded operation while RDYBSY bit = 1 (STR1V[0]) (see **[Transaction table on page 91](#page-90-1)**).

4.8.4 Clear program and erase failure flags transaction

The Clear Program and Erase Failure Flags (CLPEF_0_0) transaction resets bit STR1V[5] (Erase Error Flag) and bit STR1V[6] (Program Error Flag) to 0. This transaction will be accepted even when the device remains busy with RDYBSY set to 1, as the device does remain busy when either error bit is set. The WRPGEN bit will be unchanged after this transaction is executed (see **[Transaction table on page 91](#page-90-1)**).

4.8.5 Clear ECC status register transaction

The Clear ECC Status Register (CLECC_0_0) transaction resets bit ECSV[4] (2-bit ECC Detection), bit ECSV[3] (1-bit ECC Correction), INSV[1:0] ECC detection status bits, Address Trap Register EATV[31:0], and ECC Detection Counter ECTV[15:0]. It is not necessary to set the WRPGEN bit before this transaction is executed. The Clear ECC Status Register transaction will be accepted even when the device remains busy with WRPGEN set to 1, as the device does remain busy when either error bit is set. The WRPGEN bit will be unchanged after this command is executed (see **[Transaction table on page 91](#page-90-1)**).

4.8.6 Write registers transactions

The Write Registers (WRREG_0_1) transaction allows new values to be written to both the Status and Configuration Registers. Before the Write Registers transaction can be accepted by the device, a Write Enable or Write Enable for Volatile Registers transaction must be received. After the Write Enable command has been decoded successfully, the device will set the WRPGEN in the Status Register to enable any write operations.

The Write Registers transaction is entered by shifting the instruction and the data bytes on DQ0_SI. The Status and Configuration Registers are one data byte in length.

The WRR operation first erases the register then programs the new value as a single operation. The Write Registers transaction will set the PRGERR or ERSERR bits if there is a failure in the WRREG_0_1 operation.

4.8.7 Write any register transaction

The Write Any Register (WRARG C 1) transaction provides a way to write any device register, nonvolatile or volatile. The transaction includes the address of the register to be written, followed by one byte of data to write in the addressed register (see **[Transaction table on page 91](#page-90-1)**).

Before the WRARG_C_1 transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded, which sets the Write/Program Enable bit (WRPGEN) in the Status Register to enable any write operations. The RDYDSY bit in STR1V[0] can be checked to determine when the operation is completed. The PRGERR and ERSERR bits in STR1V[6:5] can be checked to determine if any error occurred during the operation.

Some registers have a mixture of bit types and individual rules controlling which bits can be modified. Some bits are read only, some are OTP, and some are designated Reserved (DNU).

Read only bits are never modified and the related bits in the WRARG_C_1 transaction data byte are ignored without setting a program or erase error indication (PRGERR or ERSERR in STR1V[6:5]). Hence, the value of these bits in the WRARG_C_1 data byte do not matter.

OTP bits can only be programmed to the level opposite of their default state. Writing of OTP bits back to their default state is ignored and no error is set.

Nonvolatile bits which are changed by the WRARG_C_1 data, require nonvolatile register write time (t_w) to be updated. The update process involves an erase and a program operation on the nonvolatile register bits. If either the erase or program portion of the update fails, the related error bit and RDYBSY bit in STR1V will be set to 1.

Status Register 1 can be repeatedly read (polled) to monitor the RDYBSY bit (STR1V[0]) and the error bits $(STR1V[6,5])$ to determine when the register write is completed or failed. If there is a write failure, the CLPEF_0_0 transaction is used to clear the error status and enable the device to return to standby state.

The ASP PPB Lock Register (PPLV) register cannot be written by the WRARG_C_1 transaction. Only the Write PPB Lock Bit (WRPLB 0_0) transaction can write the PPLV Register.

The Data Integrity Check Register cannot be written by the WRARG_C_1 transaction. The Data Integrity Check Register is loaded by running the Data Integrity Check transaction (DICHK_4_1).

4.8.8 Write PPB lock bit

The Write PPB Lock Bit (WRPLB_0_0) transaction clears the PPB Lock Register PPLV[0] to zero. The PPBLCK bit is used to protect the PPB bits. When PPLV[0] = 0, the PPB Program/Erase transaction will be aborted. In Read Password Protection mode, PPBLCK bit is also used to control the high order bits of the address by forcing the address range to be limited to one sector where boot code is stored, until the read password is supplied (see **[Transaction table on page 91](#page-90-1)**).

Before the WRPLB_0_0 transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded by the device, which sets the Write/Program Enable (WRPGEN) in the Status Register 1 to enable any write operations.

While the operation is in progress, the Status Register can still be read to check the value of the RDYBSY bit. The WRPGEN bit is a 1 during the self-timed operation, and is a 0 when it is completed. When the Write PPB Lock transaction is completed, the RDYBSY bit is set to a 0 (see **[Transaction table on page 91](#page-90-1)**).

4.8.9 Write transactions related registers and transactions

Table 32 Write transactions related registers and transactions

4.9 Program

There are program transactions for programming data to the Memory Array, Secure Silicon Region and Persistent Protection Bits.

These program transactions can use SPI or Quad SPI protocols:

Before any program transaction can be accepted by the device, a Write Enable (WRENB 0 0) transaction must be issued and decoded by the device. Program transactions can only be executed by the device if the Write/Program Enable (WRPGEN) in the Status Register is set to '1' to enable program operations. When a program transaction is completed, the WRPGEN bit is reset to a '0'.

While the program transaction is in progress, the Status Register 1 may be read to check the value of the Device Ready/Busy (RDYBSY) bit. The RDYBSY bit is a '1' during the self-timed program transaction, and is a '0' when it is completed.

The PGMERR bit in STR1V[6] may be checked to determine if any error occurred during the program transaction.

A program transaction applied to a sector that has been Write Protected through any of the protection schemes, will not be executed and will set the PGMERR status fail bit.

The program transactions will be initiated when CS# is driven into the logic HIGH state.

4.9.1 Program granularity

The HS/L-T family supports multi-pass programming (bit walking) where programming a "0" over a "1" without performing the sector erase operation. Bit-walking is allowed for the non-AEC-Q100 industrial temperature range $(-40^{\circ}$ C to +85 $^{\circ}$ C) of this device. It is required to perform only one programming operation (single-pass programming) on each ECC data unit between erase operations for the higher temperature range (-40°C to +105°C) and $(-40^{\circ}$ C to +125°C) devices and all AEC-Q100 devices.

Multi-pass programming without an erase operation will disable the device's ECC functionality for that data unit. Note that if 2-bit ECC is enabled, multi-pass Programming within the same sector will result in a Program Error.

4.9.2 Page programming

Page Programming is done by loading a Page Buffer with data to be programmed and issuing a programming transaction to move data from the buffer to the memory array. This sets an upper limit on the amount of data that can be programmed with a single programming transaction. Page Programming allows up to a page size (either 256- or 512-bytes) to be programmed in one operation. The page size is determined by the Configuration Register 3 bit CFR3V[4]. The page is aligned on the page size address boundary. It is possible to program from one bit up to a page size in each Page Programming operation. It is recommended that a multiple of 16-byte length and aligned Program Blocks be written. This ensures that ECC is not disabled. For the very best Page Program throughput, programming should be done in full pages of 512 bytes aligned on 512-byte boundaries with each Page being programmed only once.

4.9.3 Program page transaction

The Program Page transaction (PRPGE_4_1, PRPGE_C_1) programs data into the memory array. If data more than a page size (256B or 512B) is sent to the device, then the space between the starting address and the page aligned end boundary, the data loading sequence will wrap from the last byte in the page to the zero byte location of the same page and begin overwriting any data previously loaded in the page. If less than a page of data is sent to the device, then the sent data bytes will be programmed in sequence, starting at the provided address within the page, without having any effect on the other bytes of the same page. The programming process is managed by the device internal control logic. The PRGERR bit indicates if an error has occurred in the programming transaction that prevents successful completion of programming. This includes attempted programming of a protected area (see **[Transaction table on page 91](#page-90-1)**).

4.9.4 Program secure silicon region transaction

The Program Secure Silicon transaction (PRSSR_C_1) programs data in the SSR, which is in a different address space from the main array data and is OTP. The SSR is 1024 bytes, so the address bits from A31 to A10 must be zero for this transaction (see **[Transaction table on page 91](#page-90-1)**). It is required to align start address to 32 bits while programming SSR space, which means the address bits A1 and A0 should be 0'b and host should deassert CS# to align with 32 bits.

The PRGERR bit in STR1V[6] may be checked to determine if any error occurred during the operation.

To program the OTP array in bit granularity, the rest of the bits within a data byte can be set to 1.

Each SSR memory space can be programmed one or more times, provided that the region is not locked. Attempting to program zeros in a region that is locked will fail with the PRGERR bit in STR1V[6] set to 1. Programming once, even in a protected area does not cause an error and does not set PRGERR bit. Subsequent programming can be performed only on the unprogrammed bits (that is, 1 data). Programming more than once within an ECC unit will disable ECC on that data unit.

4.9.5 Program persistent protection bit (PPB)

The Program Persistent Protect Bit (PRPPB_4_0, PRPPB_C_0) transaction programs a bit in the PPB Register to protect the sector of the provided address from being programed or erased (see **[Transaction table on page 91](#page-90-1)**).

The PRGERR bit in STR1V[6] may be checked to determine if any error occurred during the operation. Program PPB bit transaction will abort when trying to program the PPB bits protected by ASPPPB (ASPO[3]), ASPPRM (ASPO[0]) and PPBLCK (PPLV[0]) bit.

4.9.6 Program related registers and transactions

Table 33 Program related registers and transactions

4.10 Erase

There are erase transactions for erasing data bits to 1 (all bytes are FFh) for the Memory Array and Persistent Protection Bits.

Before any erase transaction can be accepted by the device, a Write Enable (WRENB_0_0) transaction must be issued and decoded by the device. Erase transactions can only be executed by the device if the Write/Program Enable bit (WRPGEN) in the Status Register is set to '1' to enable erase operations. When an erase transaction is completed, the WRPGEN bit is reset to a '0'.

While the erase transaction is in progress, the Status Register 1 may be read to check the value of the Device Ready/Busy (RDYBSY) bit. The RDYBSY bit is a '1' during the self-timed erase transaction, and is a '0' when it is completed.

The ERSERR bit in STR1V[5] can be checked to determine if any error occurred during the erase transaction.

An erase transaction applied to a sector that has been Write Protected through the Block Protection bits or ASP, will not be executed and will set the ERSERR status fail bit.

Erase transactions will be initiated when CS# is driven into the logic HIGH state.

When the device is shipped from the factory the default erase state is all bytes are FFh.

4.10.1 Erase 4KB sector transaction

The Erase 4KB Sector (ER004_4_0, ER004_C_0) transaction sets all the bits of a 4KB sector to 1 (all bytes are FFh) (see **[Transaction table on page 91](#page-90-1)**).

This transaction is ignored when the device is configured for uniform sectors only (CFR3V[3] = 1). If the Erase 4KB sector transaction is issued to a non-4KB sector address, the device will abort the operation and will not set the ERSERR status fail bit.

4.10.2 Erase 256KB sector transaction

The Erase 256KB Sector (ER256_4_0, ER256_C_0) transaction sets all bits in the addressed sector to 1 (all bytes are FFh) (see **[Transaction table on page 91](#page-90-1)**).

A device configuration option (CFR3V[3]) determines if the Hybrid Sector Architecture is in use. When CFR3V[3] = 0, 4KB sectors overlay a portion of the highest or lowest address 128KB or 64KB of the device address space. If a sector erase transaction is applied to a 256KB sector that is overlaid by 4KB sectors, the overlaid 4KB sectors are not affected by the erase. Only the visible (non-overlaid) portion of the 128KB or 192KB sector is erased. When CFR3V[3] = 1, there are no 4KB sectors in the device address space and the Sector Erase transaction always operates on fully visible 256KB sectors.

When BLKCHK is enabled an erase transaction first evaluates the erase status of the sector. If the sector is found to erased, the erase operation is aborted. The erase operation is only executed if programmed bits are found in the sector. Disabling BLKCHK executes an erase operation unconditionally.

4.10.3 Erase chip transaction

The Erase Chip (ERCHP_0_0) transaction sets all bits to 1 (all bytes are FFh) inside the entire flash memory array (see **[Transaction table on page 91](#page-90-1)**).

An Erase Chip transaction can be executed only when the Block Protection (BP2, BP1, BP0) bits are set to 0's. If the BP bits are not zero, the transaction is not executed and ERSERR status fail bit is not set. The transaction will skip any sectors protected by the Advance Sector Protection DYB or PPB and the ERSERR status fail bit will not be set.

4.10.4 Erase persistent protection bit (PPB) transaction

The Erase PPB transaction (ERPPB_0_0) sets all PPB bits to 1 (see **[Transaction table on page 91](#page-90-1)**). This transaction will abort if PPB bits are protected by ASPPPB (ASPO[3]), ASPPRM (ASPO[0]) and PPBLCK (PPLV[0]) bit.

4.10.5 Erase status and count

4.10.5.1 Evaluate erase status transaction

The Evaluate Erase Status (EVERS_C_0) transaction verifies that the last erase operation on the addressed sector was completed successfully. If the selected sector was successfully erased, then the erase status bit (STR2V[2]) is set to 1. If the selected sector was not completely erased STR2V[2] is 0. The Write/Program Enable transaction (to set the WRPGEN bit) is not required before this transaction. However, the RDYBSY bit is set by the device itself and cleared at the end of the operation, as visible in STR1V[0] when reading status (see **[Transaction table on](#page-90-1) [page 91](#page-90-1)**).

The Evaluate Erase Status transaction can be used to detect when erase operations that have failed due to loss of power, reset, or failure during the erase operation. The transaction requires t_{EE} to complete and update the erase status in STR2V. The RDYBSY bit (STR1V[0]) can be read to determine when the Evaluate Erase Status transaction is completed. If a sector is found not erased with STR2V[2] = 0, the sector must be erased again to ensure reliable storage of data in the sector.

4.10.5.2 Sector erase count transaction

The Sector Erase Count (SEERC_C_0) transaction outputs the number of erase cycles for the addressed sector. The erase cycle count is stored in the Sector Erase Count (SECV[22:0]) Register, and can be read by using the Read Any Register transaction (RDARG_C_0). The RDYBSY bit is set by the device itself and cleared at the end of the operation, as visible in STR1V[0] when reading status (see **[Transaction table on page 91](#page-90-1)**).

The transaction requires t_{sec} to complete and update the SECV[22:0] Register. The RDYBSY bit (STR1V[0]) may be read to determine when the Sector Erase Count Transaction finished. The SECV[23] bit is used to determine if the reported sector erase count is corrupted and was reset.

4.10.6 Erase related registers and transaction

Table 34 Erase related registers and transactions

4.11 Suspend and resume embedded operation

HL-T/HS-T device can interrupt and suspend the running embedded operations such as Erase, Program, or Data Integrity Check. It can also resume the suspended operation once the host finishes the intermediate operation and sends the respective resume transaction to the device.

4.11.1 Erase, program, or data integrity check suspend

The Suspend transaction allows the system to interrupt a program, erase, or data integrity check operation and then read from any other non erase-suspended sector, non-program-suspended-page or the array. The Device Ready/Busy Status Flag (RDYBSY) in Status Register 1 (STR1V[0]) must be checked to know when the program, erase, or data integrity check operation has stopped.

4.11.1.1 Program suspend

- Program Suspend is valid only during a programming operation.
- The Program Operation Suspend Status flag (PROGMS) in Status Register-2 (STR2V[0]) can be used to determine if a programming operation has been suspended or was completed at the time RDYBSY changes to 0.
- A program operation can be suspended to allow a read operation.
- ï Reading at any address within a program-suspended page produces undetermined data.

4.11.1.2 Erase suspend

- Erase Suspend is valid only during a sector erase operation.
- The Erase operation Suspend status flag (ERASES) in Status Register-2 (STR2V[1]) can be used to determine if an erase operation has been suspended or was completed at the time RDYBSY changes to 0.
- A Chip Erase operation cannot be suspended.
- An Erase operation can be suspended to allow a program operation or a read operation.
- ï During an erase suspend, the DYB array can be read to examine sector protection.
- A new erase operation is not allowed with an already suspended erase, program, or data integrity check operation. An erase transaction is ignored in this situation.
- ï Reading at any address within an erase-suspended sector produces undetermined data.

4.11.1.3 Data Integrity Check Suspend

- Data Integrity Check Suspend is valid only during a Data Integrity Check Calculation operation.
- The Memory Array Data Integrity Cyclic Redundancy Check Suspend Status Flag (DICRCS) in Status Register-2 (STR2V[4]) can be used to determine if a data integrity check operation has been suspended or was completed at the time RDYBSY changes to 0.
- A data integrity check operation can be suspended to allow a read operation.

The Write Any Register or Erase Persistent Protection Bit transactions are not allowed during Erase, Program, or Data Integrity Check Suspend. It is therefore not possible to alter the Block Protection or PPB bits during Erase Suspend. If there are sectors that may need programming during Erase suspend, these sectors should be protected only by DYB bits that can be turned OFF during Erase Suspend.

The time required for the suspend operation to complete is t_{p} .

After an erase-suspended program operation is complete, the device returns to the erase-suspend mode. The system can determine the status of the program operation by reading the RDYBSY bit in the Status Register 1, just as in the standard program operation.

256Mb/512Mb/1Gb SEMPER[™] Flash **Quad SPI, 1.8V/3.0V**

Features

[Table 35](#page-61-0) lists the transactions allowed during the suspend operation.

Table 35 Transactions allowed during suspend

4.11.2 Erase, program, or data integrity check resume

An Erase, Program, or Data Integrity Check Resume transaction must be written to resume a suspended operation. After program or read operations are completed during a Program, Erase or Data Integrity Check suspend, the Resume transaction is sent to resume the suspended operation.

After an Erase, Program, or Data Integrity Check Resume transaction is issued, the RDYBSY bit in Status Register 1 will be set to a 1 and the programming operation will resume if one is suspended. If no program operation is suspended, the suspended erase operation will resume. If there is no suspended program, erase or data integrity check operation, the resume transaction is ignored.

Program, Erase, or Data Integrity Check operations may be interrupted as often as necessary. For example, a program suspend transaction could immediately follow a program resume transaction, but for a program or erase operation to progress to completion there must be some period of time between resume and the next suspend transaction greater than or equal to t_{PPDRC} .

[Figure 55](#page-62-0) shows the flow of suspend and resume operation.

Figure 55 Suspend and resume sequence

4.11.3 Suspend and resume related registers and transactions

Table 36 Erase related registers and transactions

4.12 Reset

HL-T/HS-T devices support four types of reset mechanisms.

- Hardware Reset (using RESET# input pin and DQ3_RESET# pin)
- Power-on reset (POR)
- CS# signaling reset
- Software Reset

4.12.1 Hardware reset (using RESET# input pin and DQ3_RESET# pin)

The RESET# input initiates the reset operation with a transition from logic HIGH to logic LOW for $> t_{\text{PP}}$, and causes the device to perform the full reset process that is performed during POR. The hardware reset process requires a period of t_{RH} to complete. See **[Table 84](#page-109-0)** for timing specifications.

The DQ3_RESET# input initiates the reset operation under the following when CS# is HIGH for more than tcs time or when Quad or QPI mode is not enabled. The DQ3_RESET# input has an internal pull-up to Vcc and may be left unconnected if Quad or QPI mode is not used. The tcs delay after CS# goes HIGH gives the memory or host system time to drive DQ3 HIGH after its use as a Quad or QPI mode I/O signal while CS# was LOW. The internal pull-up to Vcc will then hold DQ3_RESET# HIGH until the host system begins driving DQ3_RESET#. The DQ3_RESET# input is ignored while CS# remains HIGH during tcs, to avoid an unintended Reset operation. If CS# is driven LOW to start a new transaction, DQ3_RESET# is used as DQ3.

When the device is not in Quad or QPI mode or, when CS# is HIGH, and DQ3_RESET# transitions from VLL to VIH for $>$ t_{RP}, following tcs, the device will reset register states in the same manner as POR. The hardware reset process requires a period of tRH to complete. If the POR process did not complete correctly for any reason during power-up (t_{PU}) , RESET# going LOW will initiate the full POR process instead of the hardware reset process and will require tPU to complete the POR process.

Additional DQ3_RESET# notes

- If both RESET# and DQ3_RESET# input options are available use only one reset option in your system. DQ3_RESET# input reset operation can be disable by setting CFR2N[5] = 0 setting the DQ3_RESET to only operate as DQ3. The RESET# input can be disable by not connecting or tying the RESET# input to VIH. RESET# and DQ3_RESET# must be HIGH for tRs following tPU, before going LOW again to initiate a hardware reset.
- When DO3 RESET# is driven LOW for at least a minimum period of time (t_{RP}), following tcs, the device terminates any operation in progress, makes all outputs high impedance, and ignores all read/write transactions for the duration of tRH. The device resets the interface to standby state.
- If Quad or QPI mode and the DQ3_RESET# feature are enabled, the host system should not drive DQ3 LOW during tcs, to avoid driver contention on DO3. Immediately following transactions that transfer data to the host in Quad or OPI mode, for example: Quad I/O Read, the memory drives DO3_RESET# HIGH during tcs, to avoid an unintended Reset operation. Immediately following transactions that transfer data to the memory in Quad mode, for example: Page Program, the host system should drive DQ3_RESET# HIGH during tcs, to avoid an unintended Reset operation.DQ3_RESET# LOW is ignored during t_c if Quad mode is enabled.

Figure 56 Hardware reset using RESET# input (Reset pulse = t_{RP}(min))

256Mb/512Mb/1Gb SEMPER[™] Flash **Quad SPI, 1.8V/3.0V**

Features

Figure 57 Hardware reset using RESET# input (Reset pulse > (t_{RP} + t_{RH}))

Figure 58 Hardware reset using RESET# input (Back to back hardware reset)

Figure 59 Hardware reset when quad or QPI Mode is disabled and DQ3_RESET# is enabled

Figure 60 Hardware reset when quad or QPI Mode and DQ3_RESET# are enabled

4.12.2 Power-on reset (POR)

The device executes a POR process until a time delay of t_{PU} has elapsed after the moment that V_{CC} rises above the minimum V_{CC} threshold (see **[Figure 61](#page-65-0)** and **[Figure 62](#page-65-1)**). The device must not be selected during power-up (t_{PU}). Therefore, CS# must rise with V_{CC}. No transactions may be sent to the device until the end of t_{PU}. See **[Table 84](#page-109-0)** for timing specifications.

RESET# is ignored during POR. If RESET# is LOW during POR and remains LOW through and beyond the end of t_{P11} , CS# must remain HIGH until t_{RS} after RESET# returns HIGH.

Figure 61 Reset LOW at the end of POR

Figure 62 Reset HIGH at the end of POR

4.12.3 CS# signaling reset

The CS# Signaling Reset requires CS# and DQ0 signals. This reset method defines a signaling protocol, using existing signals, to initiate an SPI flash hardware reset, independent of the device operating mode or number of package pins.

The Signaling Protocol is shown in **[Figure 63](#page-66-0)**. See **[Table 84](#page-109-0)** for timing specifications. The CS# signaling reset steps are as follows:

- CS# is driven active LOW.
- CK remains stable in either HIGH or LOW state.
- CS# and DO0 are both driven LOW.
- CS# is driven HIGH (inactive).
- Repeat the above four steps, each time alternating the state of DQ0 for a total of four times.
- Reset occurs after the fourth CS# cycle completes and it goes HIGH (inactive).

After the fourth CS# pulse, the slave triggers its internal reset, the device terminates any operation in progress, makes all outputs high impedance, and ignores all read/write transactions for the duration of t_{RFSFT} . Then the device will be in standby state.

This reset sequence is not intended to be used at normal power on, but to be used only when the device is not responding to the system. This reset sequence will be operational from any state that the device may be in. Hence, CS# signaling reset is useful for packages that don't support a RESET# pin to provide behavior identical to Hardware Reset.

4.12.4 Software reset

Software controlled Reset transaction restores the device to its initial power up state, by reloading volatile registers from nonvolatile default values except the protection registers. It also terminates the embedded operations. A reset transaction (SFRST_0_0) is executed when CS# is brought HIGH at the end of the transaction and requires ts time to execute. See **[Table 84](#page-109-0)** for timing specifications.

The Reset Enable (SRSTE_0_0) transaction is required immediately before a Reset transaction (SFRST_0_0) such that a software reset is a sequence of the two transactions. Any transaction other than SFRST_0_0 following the SRSTE_0_0 transaction will clear the reset enable condition and prevent a later SFRST_0_0 transaction from being recognized.

The Reset (SFRST_0_0) transaction immediately following a SRSTE_0_0 transaction, initiates the software reset process. During software reset, only RDSR1_0_0 and RDARG_C_0 of Status Register 1 are supported operations as long as the volatile and nonvolatile configuration states of the device are the same. If the configuration state is changing during software reset, reading Status Register 1 should only be done after the software reset time has elapsed.

The software reset is independent of the state of RESET#. If RESET# is HIGH or Unconnected, and the software reset transactions are issued, the device will perform software reset.

The Legacy Software Reset (SFRSL_0_0) is a single transaction that initiates the software reset process. This command is disabled by default but can be enabled by programming CFR3V[0] = 1, for software compatibility with CYPRESS™ legacy devices.

4.12.4.1 Software reset related registers and transactions

Table 37 Erase related registers and transactions

4.12.5 Reset behavior

Table 38 Reset behavior

4.13 Power modes

4.13.1 Active power and standby power modes

The device is enabled and in the Active Power mode when Chip Select (CS#) is LOW. When CS# is HIGH, the device is disabled, but may still be in an Active Power mode until all program, erase, and write operations have completed. The device then goes into the Standby Power mode, and power consumption drops to I_{SB}. See **[Table 82](#page-106-0)** for parameter specifications.

4.13.2 Deep power down (DPD) mode

Although the standby current during normal operation is relatively low, standby current can be further reduced with the DPD mode. The lower power consumption makes the DPD mode especially useful for battery powered applications.

4.13.2.1 Enter DPD

The device can enter DPD mode in two ways:

1. Enter DPD Mode using Transaction

2. Enter DPD Mode upon Power-up or Reset

Enter DPD Mode using the Enter Deep Power Down Mode Transaction

The DPD mode is enabled by sending the Enter Deep Power Down Mode Transaction (ENDPD_0_0) then waiting for a delay of t_{ENTDPD} . The CS# pin must be driven HIGH after the command byte has been latched. If this is not done, then the DPD transaction will not be executed. After CS# is driven HIGH, the power-down state will be entered within the time duration of t_{FNTDPD} (see **[Table 84](#page-109-0)** for timing specifications) and power consumption drops to I_{DPD}. See **[Table 82](#page-106-0)** for parameter specifications.

DPD can only be entered from an idle state. The DPD transaction is accepted only while the device is not performing an embedded algorithm as indicated by the Status Register 1 volatile, Device Ready/Busy Status Flag (RDYBSY) bit being cleared to zero (STR1V[0] = RDYBSY = 0). It is not allowed to send any transaction to device during t_{ENTDPD} time.

Enter DPD Mode upon Power-up or Reset

If the DPDPOR configuration bit is enabled (CFR4NV[2] = 1), the device will be in DPD mode after the completion of Power-up, Hardware Reset or CS# Signaling Reset. During POR or Reset the CS# should follow the voltage applied on VCC to enter DPD mode as shown in **[Figure 64](#page-68-0)**. It is not allowed to send any transaction to device during t_{ENTDPD} time.

Figure 64 Enter DPD mode upon power-up or reset

4.13.2.2 Exit DPD

Device leaves DPD mode in one of the following ways:

Exit DPD Mode upon Hardware Reset

When the device is in DPD and CFR4NV[2] = 0, a Hardware reset will return the device to Standby mode.

Exit DPD Mode upon CS# Pulse

Device exits DPD upon receipt of CS# pulse of width t_{CSDPD}. The CS# should be driven HIGH after the pulse. HIGH to LOW transition on CS# is required to start a transaction cycle after the DPD exit. It takes t_{EXTDPD} to come out of DPD mode. The device will not respond until after t_{EXTDPD} .

Features

Figure 65 Exit DPD mode

The device maintains its configuration during DPD, meaning the device exits DPD in the same state as it entered. Registers such as the ECC Status, ECC Error Detection Counter, Address Trap, and Interrupt Status Registers will be cleared.

4.13.2.3 DPD related registers and transactions

Table 39 Erase related registers and transactions

4.14 Power up and power down

The device must not be selected at power up or power down until V_{CC} reaches the correct value as follows:

- V_{CC} (min) at power up, and then for a further delay of t_{PU}
- \cdot V_{SS} at power down

4.14.1 Power up

The device ignores all transactions until a time delay of t_{PU} has elapsed after the moment that V_{CC} rises above the minimum V_{CC} threshold (see **[Figure 66](#page-69-0)**). However, correct operation of the device is not guaranteed if V_{CC} returns below V_{CC} (min) during t_{PU}. No transaction should be sent to the device until the end of t_{PU}.

The device draws I_{POR} current during t_{PU}. After power up (t_{PU}), the WRPGEN bit is reset and there is the option to be in the DPD mode or Standby mode. The DPDPOR bit in Configuration Register 4 (CFR4N[2]) controls if the device will be in DPD or Standby mode after the completion of POR (see **[Table 52](#page-80-0)**). If the DPDPOR bit is enabled $(CFR4N[2] = 1)$ the device is in DPD mode after power up. A Hardware reset (RESET# and DQ3_RESET#) required to return the device to Standby mode after POR.

4.14.2 Power down

During power down or voltage drops below V $_{\rm CC}$ (cut-off), the voltage must drop below V $_{\rm CC}$ (LOW) for a period of t_{PD} for the part to initialize correctly on power up (see **[Figure 67](#page-70-0)**). If during a voltage drop the V_{CC} stays above V_{CC}(cut-off) the part will stay initialized and will work correctly when V_{CC} is again above V_{CC}(min). In the event POR did not complete correctly after power up, the assertion of the RESET# signal will restart the POR process.

Registers

5 Registers

Registers are small groups of storage cells used to configure as well as report the status of the device operations. HL-T/HS-T family of devices use separate nonvolatile and volatile storage groups to implement the different register bit types for legacy compatibility as well as new functionality. Each register is organized as a group of volatile bits with associated nonvolatile bits (if permanence is required). During power-up, hardware reset or software reset, the data in the nonvolatile bits of the register is transferred to the volatile bits to provide the default state of the volatile bits. When writing new data to nonvolatile bits of the register, the volatile bits are also updated with the new data. However, when writing new data to the volatile register bits the nonvolatile bits retain the old data. The register structure is shown in **[Figure 68](#page-71-0)**.

Figure 68 Register structure

Figure 69 Data movement within register components

5.1 Register naming convention

Table 40 Register bit description convention

5.2 Status register 1 (STR1x)

Status Register 1 contains both status and control bits. The functionality of supported Status Register 1 type is described in **[Table 41](#page-72-1)**.

Table 41 Status register 1[[22](#page-72-0)]

Note

22. STR1x value during POR, Hardware Reset, Software Reset, DPD Exit, and CS# Signaling Reset is not valid.

Table 41 Status register 1[22] *(continued)*

Note

22. STR1x value during POR, Hardware Reset, Software Reset, DPD Exit, and CS# Signaling Reset is not valid.

Table 42 PRGERR summary

Table 43 ERSERR summary

5.3 Status register 2 (STR2x)

Status Register 2 provides device status on operations. The functionality of supported Status Register 2 type is described in **[Table 44](#page-74-2)**.

Note

23. STR2x value during POR, Hardware Reset, Software Reset, DPD Exit, and CS# Signaling Reset is not valid. STR2x bits are valid only when STR1V[0] / $RDYBSY = 0.$

5.4 Configuration register 1 (CFR1x)

Configuration Register 1 controls interface and data protection functions.

Table 45 Configuration register 1

Table 45 Configuration register 1 *(continued)*

Table 46 4KB parameter sector location selection

Table 47 PLPROT and TLPROT protection

5.5 Configuration register 2 (CFR2x)

Configuration Register 2 controls interface, memory read latency and address byte length selection.

Table 49 Latency code (cycles) versus frequency[[24,](#page-78-1) [25](#page-78-2), [26,](#page-78-3) [28](#page-78-4)]

Notes

24. When using the ECC error reporting mechanisms, the read output data must be at least 2 bytes for correct ECC reporting.

25. CK frequency > 166MHz SDR, or > 102MHz DDR is not supported by this family of devices.

26. The Fast Read 4-byte address, QPI, Dual I/O, Quad I/O, QPI, DDR Quad I/O, and DDR QPI, protocols include Continuous Read Mode bits following the
address. The clock cycles for these bits are not counted as part of the l only up to the frequency shown in the table for a read latency of 0 cycles. By increasing the variable read latency, the frequency of the Quad I/O
transaction can be increased to allow operation up to the maximum supported

27. Read Any Register transaction uses these latency cycles for reading nonvolatile registers.

28. Read SFDP transaction always have a dummy cycle of 8 and the maximum frequencies for different interfaces related to eight dummy cycles. Read
Unique ID has 32 cycles of latency.
29. Secure Silicon Read (4-4-4) latency

5.6 Configuration register 3 (CFR3x)

Configuration register 3 controls transaction behavior.

Table 50 Configuration register 3

Notes

30. CK frequency > 166MHz SDR, or 102MHz DDR is not supported by this family of devices.
31. Read Any Register transaction uses these latency cycles for reading volatile registers.
32. Read SFDP transaction always have a d Unique ID has 32 cycles of latency.

5.7 Configuration register 4 (CFR4x)

Configuration Register 4 controls the main flash array read transactions burst wrap behavior and output driver impedance.

Table 52 Configuration register 4

Table 52 Configuration register 4 *(continued)*

Table 53 Output data wrap sequence

5.8 Memory array data integrity check CRC register (DCRV)

The memory array Data Integrity Check CRC Register (DCRV) stores the results of the CRC calculation on the data contained between the specified starting and ending addresses.

Table 54 Memory array data integrity check CRC register

5.9 ECC status register (ECSV)

The ECC Status Register (ECSV) contains the ECC status of any error correction action performed on the unit data whose byte was addressed during last read.

Note Unit data is defined as the number of bytes over which the ECC is calculated. HL-T/HS-T family devices have a 16 bytes (128 bits) unit data.

Table 55 ECC status register

5.10 ECC address trap register (EATV)

The ECC Address Trap Register (EATV) stores the address of the ECC unit data where either a 1-Bit/2-Bit error or only a 1-Bit error occurred during a read operation. It stores the ECC unit address of the first ECC error captured during a memory read operation since the last Clear ECC transaction.

5.11 ECC error detection count register (ECTV)

The ECC Error Detection Counter Register (ECTV) stores the number of either 1-Bit/2-Bit or only 1-Bit ECC errors have occurred during read operations since the last POR or hardware/software reset.

Table 57 ECC count register

5.12 Advanced sector protection register (ASPO)

The ASP Register (ASPO) configures the behavior of Advanced Sector Protection scheme.

Table 58 Advanced sector protection register *(continued)*

5.13 ASP password register (PWDO)

The ASP Password Register (PWDO) is used to permanently define a password.

Table 59 Password register

5.14 ASP PPB lock register (PPLV)

The PPBLCK bit in the ASP PPB Lock Register (PPLV) is used to protect the PPB bits.

5.15 ASP PPB access register (PPAV)

The ASP PPB Access Register (PPAV) is used to provide the state of each sector's PPB protection bit.

Table 61 ASP PPB access register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory Default (binary)	Description
PPAV[7:0]	PPBACS[7:0]	Sector Based PPB Protection Status	$N \rightarrow R/W$	11111111	Description: The PPBACS[7:0] bits are used to provide the state of the individual sector's PPB bit. Selection Options: FF = PPB for the sector addressed by the Read PPB trans- action (RDPPB_4_0) is 1, not protecting that sector from program or erase operations $00 = PPB$ for the sector addressed by the Read PPB trans- action (RDPPB 4 0) is 0, protecting that sector from program or erase operations Dependency: N/A

5.16 ASP dynamic block access register (DYAV)

The ASP DYB Access Register (DYAV) is used to provide the state of each sector's DYB protection bit.

Table 62 ASP DYB access register

5.17 Data learning register (DLPx)

The Data Learning Pattern Register (DLPx) contains the 8-bit Data Learning pattern.

Table 64 DLR feature summary

Table 65 Data learning pattern behavior

5.18 AutoBoot register (ATBN)

The AutoBoot Register (ATBN) provides a means to automatically read boot code as part of the power-on reset, or hardware reset process.

Table 66 AutoBoot Register

Bit number	Name	Function	Read/Write N = Nonvolatile V = Volatile	Factory Default (binary)	Description
ATBN[31:9]	STADR[22:0]	Starting Address Selection where AutoBoot will start reading data from	$N \rightarrow R/W$	0000000000000000 0000000	Description: The STADR[22:0] bits set the starting address from which the device will output the read data. Selection Options: Address Bits Dependency: N/A
ATBN[8:1]	STDLY[7:0]	AutoBoot Read Starting Delay Selection	$N \rightarrow R/W$	00000000	Description: The STDLY[7:0] bits specify the initial delay (clock cycles) needed by the host before it can accept data. Note STDLY[7:0]=0x00 is valid up to 50MHz. STDLY[7:0] > 0x00 or higher is valid up to 166MHz. Selection Options: Address Bits Dependency: N/A
ATBN[0]	ATBTEN	AutoBoot Feature Selection	$N \rightarrow R/W$	0	Description: The ATBTEN bit enables or disables the AutoBoot feature. Selection Options: $0 =$ AutoBoot feature disabled 1 = AutoBoot feature enabled Dependency: N/A

5.19 Sector Erase Count Register (SECV)

The Sector Erase Count Register (SECV) contains the number of times the addressed sector has been erased.

```
Table 67 Sector Erase Count Register
```


5.20 Infineon[®] Endurance Flex architecture selection register (EFXx)

The Infineon® Endurance Flex architecture selection registers (EFXx) define the long retention / high endurance regions based on a four pointer based architecture.

Table 69 Infineon[®] Endurance Flex architecture selection register (pointer 3)

Table 70 Infineon[®] Endurance Flex architecture selection register (pointer 2)

Table 71 Infineon[®] Endurance Flex architecture selection register (pointer 1)

Table 72 **Infineon[®] Endurance Flex architecture selection register (pointer 0)**

6 Transaction table

6.1 1-1-1 transaction table

Table 73 1-1-1 transaction table

Quad SPI, 1.8V/3.0V

256Mb/512Mb/1Gb SEMPERô Flash

256Mb/512Mb/1Gb SEMPER™ Flash

Confineon

 $\overline{}$

Datasheet

Datasheet

Quad SPI, 1.8V/3.0V Transaction table **256Mb/512Mb/1Gb SEMPER™ Flash** Transaction table **Quad SPI, 1.8V/3.0V 256Mb/512Mb/1Gb SEMPERô Flash**

002-12345 Rev. AA
2022-01-18

2022-01-18

002-12345 Rev. AA

Datasheet Datasheet

WRDYB_C_1 **Write Dynamic Protection Bit** transaction writes to the DYB Access

WRDYB 4 1 WRENB 0 0 $\begin{bmatrix} 51 \\ 611 \end{bmatrix}$

register

ADDR [23:16]

Byte 2 (Hex)

Byte 3 (Hex)

Byte 4 (Hex)

ADDR [31:24]

ADDR [23:16]

ADDR [31:24]

ASP Low Byte [7:0]

> ADDR [23:16]

ADDR [31:24]

ADDR [31:24]

ADDR [23:16]

ADDR [31:24]

ADDR [31:24]

4B

FA

(CMD)

(CMD)

WRENB 0 0 FB

ADDR
[15:8]

ADDR [23:16]

ADDR
[15:8]

ADDR [23:16]

ASP High
Byte [7:0]

ADDR
[15:8]

ADDR [23:16]

ADDR [23:16]

ADDR
[15:8]

ADDR [23:16]

ADDR [23:16] [15:8] ADDR [7:0]

ADDR [15:8]

ADDR [15:8]

ADDR [15:8]

ADDR [15:8]

ADDR [15:8]

ADDR [15:8]

ADDR $[7:0]$ Input

Input Data 1 [7:0]

Byte 5 (Hex)

Byte 6 (Hex)

Byte 7 (Hex)

Byte 8 (Hex)

Byte 9 (Hex)

Transaction format

Max freq. (MHz)

Address length

ADDR [7:0]

ADDR
[7:0]

ADDR
[7:0]

ADDR
[7:0]

ADDR [7:0]

ADDR [7:0]

Input Data 2 [7:0]

Input Data 1 [7:0]

 $[15:8]$ $[ADDR [7:0]$ - $]$ - $]$ - $]$ - $]$ - $]$

 $[15:8]$ $[ADDR [7:0]$ - $]$ - $]$ - $]$ - $]$ - $]$

Input

Input

 $(Continue)$ - $\qquad \qquad$

Input Data

[7:0] - - - -

[7:0] - - - -

Data [7:0] - - -

 $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \text{Input} & & - & - & - \end{array}$

Data [7:0] - - - -

Transaction table Transaction table

Quad SPI, 1.8V/3.0V

Quad SPI, 1.8V/3.0V

256Mb/512Mb/1Gb SEMPERô Flash

256Mb/512Mb/1Gb SEMPER" Flash

Datasheet Datasheet

Quad SPI, 1.8V/3.0V **Quad SPI, 1.8V/3.0V**

256Mb/512Mb/1Gb SEMPERô Flash

256Mb/512Mb/1Gb SEMPER™ Flash

Datasheet

Datasheet

6.2 1-2-2 Transaction Table

Table 74 1-2-2 transaction table

Datasheet

Datasheet

6.3 1-1-4 transaction table

Table 75 1-1-4 transaction table

Transaction table

Transaction table

6.4 1-4-4 transaction table

Table 76 1-4-4 transaction table

Transaction table Transaction table

Quad SPI, 1.8V/3.0V

Quad SPI, 1.8V/3.0V

256Mb/512Mb/1Gb SEMPERô Flash

256Mb/512Mb/1Gb SEMPER™ Flash

Datasheet

Datasheet

2022-01-18

6.5 4-4-4 transaction table

Table 77 4-4-4 transaction table

Ellineon

Datasheet Datasheet

002-12345 Rev. AA
2022-01-18 002-12345 Rev. AA 2022-01-18

Quad SPI, 1.8V/3.0V Transaction table Transaction table **Quad SPI, 1.8V/3.0V**

256Mb/512Mb/1Gb SEMPERô Flash

256Mb/512Mb/1Gb SEMPER™ Flash

(CMD)

Transaction table **Quad SPI, 1.8V/3.0V 256Mb/512Mb/1Gb SEMPER™ Flash** Transaction table **Quad SPI, 1.8V/3.0V**

3

Address length

4

3

4

4

4

3

4

4

[Figure 33](#page-19-1)

Transaction format

Max freq. (MHz)

[Figure 35](#page-19-0)

[Figure 26](#page-17-1)

 $(Continue)$ - \qquad - \qquad 3

(Continue) -

(Continue) -

Input Data

Byte 7 (Hex)

Byte 8 (Hex)

Byte 9 (Hex)

Input Data

- | - | - | - | - | - | - | - | <mark>[Figure 24](#page-17-0)</mark> | | N/A

166

256Mb/512Mb/1Gb SEMPERô Flash

002-12345 Rev. AA
2022-01-18 002-12345 Rev. AA 2022-01-18

100 o[f 141](#page-140-1)100 of 141

Datasheet Datasheet

Quad SPI, 1.8V/3.0V Transaction table **256Mb/512Mb/1Gb SEMPER™ Flash** Transaction table **Quad SPI, 1.8V/3.0V 256Mb/512Mb/1Gb SEMPERô Flash**

3

Address length

N/A

3

4

Ellineon

002-12345 Rev. AA
2022-01-18 002-12345 Rev. AA 2022-01-18

Datasheet Datasheet

Transaction table Quad SPI, 1.8V/3.0V **256Mb/512Mb/1Gb SEMPER™ Flash Quad SPI, 1.8V/3.0V 256Mb/512Mb/1Gb SEMPERô Flash**

Transaction table

Advanced sector protection

Function

Reset

Cinfineon

Quad SPI, 1.8V/3.0V **256Mb/512Mb/1Gb SEMPER™ Flash Quad SPI, 1.8V/3.0V 256Mb/512Mb/1Gb SEMPERô Flash**

Transaction table Transaction table

Table 77 4-4-4 transaction table *(continued)*

Datasheet

Datasheet

7 Electrical characteristics

7.1 Absolute maximum ratings[\[33](#page-103-1), [34,](#page-103-2) [35\]](#page-103-3)

7.2 Operating range

Operating ranges define those limits between which the functionality of the device is guaranteed.

7.2.1 Power supply voltages

7.2.2 Temperature ranges[\[36\]](#page-103-4)

Table 78 Temperature ranges

Note

36. Industrial Plus, Automotive Grade-2 and Automotive Grade-1 operating and performance parameters will be determined by device characterization
and may vary from standard industrial or Automotive Grade-3 temperature rang

Notes

33. See **[Input signal overshoot on page 106](#page-105-0)** for allowed maximums during signal transition.
34. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one secon

35. Stresses above those listed under **[Absolute maximum ratings\[33, 34, 35\] on page 104](#page-103-0)** may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this datasheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

7.3 Thermal resistance

Table 79 Thermal resistance

7.4 Capacitance characteristics

Table 80 Capacitance

7.5 Latchup characteristics

Table 81 Latchup specification[\[37](#page-104-0)]

Note

37. Excludes power supply V_{CC}. Test conditions: V_{CC} = 1.8V / 3.0V, one connection at a time tested, connections not being tested are at V_{SS}.

7.6 DC characteristics

7.6.1 Input signal overshoot

During DC conditions, input or I/O signals should remain equal to or between V_{SS} and V_{CC}. During voltage transitions, inputs or I/Os may overshoot V_{SS} to –1.0V or overshoot to V_{CC} +1.0V, for periods up to 20 ns.

Figure 70 Maximum negative overshoot waveform

Figure 71 Maximum positive overshoot waveform

7.6.2 DC characteristics (all temperature ranges)

Table 82 DC characteristics[\[38,](#page-106-0) [39\]](#page-106-1)

Notes

38. Typical values are at T_{AI} = 25 °C and V_{CC} = 1.8V/3.0V.
39. Outputs unconnected during read data return. Output switching current is not included.

Table 82 DC characteristics[38, 39] *(continued)*

Notes

38. Typical values are at T_{AI} = 25 °C and V_{CC} = 1.8V/3.0V.
39. Outputs unconnected during read data return. Output switching current is not included.

Electrical characteristics

7.7 AC test conditions

Figure 72 Test Setup

Table 83 AC measurement conditions[\[41](#page-108-0)]

Notes

40. Input slew rate measured from input pulse min to max at V_{CC} max.
41. AC characteristics tables assume clock and data signals have the same slew rate (slope).

8 Timing characteristics

Table 84 Timing characteristics[\[43](#page-109-0)]

Notes

42. Output HI-Z is defined as the point where data is no longer driven.

43. Applicable across all operating temperature options.

44. If Reset# is asserted during the end of t_{PU}, the device will remain in the reset state and t_{RH} will determine when CS# may go Low.

45. Sum of t_{RP} and t_{RH} must be equal to or greater than t_{RPH}.
46. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 1.8V and 3.0V; checkerboard data pattern.
47. The programming time for t_{SE}.
49. Values are guaranteed by characterization and not 100% tested in production.

50. Guaranteed by design.
51. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance
and retention tests based on a qualification speci data changes without failure (program/erase endurance) and to retain data for the expected life (data retention). Endurance and retention qualifica-
tion specifications are specified in JESD47 or may be developed using kno

Table 84 Timing characteristics[43] *(continued)*

Notes

42. Output HI-Z is defined as the point where data is no longer driven.
43. Applicable across all operating temperature options.
44. If Reset# is asserted during the end of t_{pu}, the device will remain in the reset state

t_{SE}.
49. Values are guaranteed by characterization and not 100% tested in production.

50. Guaranteed by design.
51. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance and retention tests based on a qualification specification. This methodology is intended to determine the ability of a flash device to sustain repeated data changes without failure (program/erase endurance) and to retain data for the expected life (data retention). Endurance and retention qualifica-
tion specifications are specified in JESD47 or may be developed using kno

Table 84 Timing characteristics[43] *(continued)*

Notes

42. Output HI-Z is defined as the point where data is no longer driven.

43. Applicable across all operating temperature options.

44. If Reset# is asserted during the end of t_{PU}, the device will remain in the reset state and t_{RH} will determine when CS# may go Low.

45. Sum of t_{RP} and t_{RH} must be equal to or greater than t_{RPH} .

46. Typical program and erase times assume the following conditions: 25°C, V_{CC} = 1.8V and 3.0V; checkerboard data pattern.
47. The programming time for any OTP programming transaction is the same as t_{pp}.
48. The progra t_{SE}.
49. Values are guaranteed by characterization and not 100% tested in production.
50. Guaranteed by design.

51. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance and retention tests based on a qualification specification. This methodology is intended to determine the ability of a flash device to sustain repeated
data changes without failure (program/erase endurance) and to retain d

Table 84 Timing characteristics[43] *(continued)*

Notes

42. Output HI-Z is defined as the point where data is no longer driven.

43. Applicable across all operating temperature options.

44. If Reset# is asserted during the end of t_{PU}, the device will remain in the reset state and t_{RH} will determine when CS# may go Low.
45. Sum of t_{RP} and t_{RH} must be equal to or greater than t_{RPH}.
46. Typical pro

t_{SE}.
49. Values are guaranteed by characterization and not 100% tested in production.
50. Guaranteed by design.

51. The Joint Electron Device Engineering Council (JEDEC) standard JESD22-A117 defines the procedural requirements for performing valid endurance and retention tests based on a qualification specification. This methodology is intended to determine the ability of a flash device to sustain repeated
data changes without failure (program/erase endurance) and to retain d

8.1 Timing waveforms

8.1.1 Key to timing waveform

Figure 73 Waveform element meanings

8.1.2 Timing reference levels

Figure 74 SDR input timing reference levels

Figure 75 SDR output timing reference level

Figure 76 DDR input timing reference level

256Mb/512Mb/1Gb SEMPER[™] Flash **Quad SPI, 1.8V/3.0V**

Timing characteristics

8.1.3 Clock Timing

8.1.4 Input / output timing

256Mb/512Mb/1Gb SEMPER[™] Flash **Quad SPI, 1.8V/3.0V**

Timing characteristics

Figure 82 Quad and QPI SDR input and output timing

256Mb/512Mb/1Gb SEMPER[™] Flash **Quad SPI, 1.8V/3.0V**

Timing characteristics

Figure 83 Quad and QPI DDR input timing

Figure 84 Quad and QPI DDR output timing

9 Device identification

9.1 JEDEC SFDP Rev D

9.1.1 JEDEC SFDP Rev D header table

Table 85 JEDEC SFDP Rev D header table

Table 85 JEDEC SFDP Rev D header table *(continued)*

9.1.2 JEDEC SFDP Rev D parameter table

For the SFDP data structure, there are three independent parameter tables. Two of the tables have a fixed length and one table has a variable structure and length depending on the device density Ordering Part Number (OPN). The Parameter table is presented as single table in **[Table 86](#page-119-0)**.

Table 86 JEDEC SFDP Rev D parameter table

<u>infineon</u>

Device identification

Sector Map Parameter Table Notes

[Table 87](#page-126-0) provides a means to identify how the device address map is configured and provides a sector map for each supported configuration. This is done by defining a sequence of commands to read out the relevant configuration register bits that affect the selection of an address map. When more than one configuration bit must be read, all the bits are concatenated into an index value that is used to select the current address map.

To identify the sector map configuration in device the following configuration bits are read in the following MSb to LSb order to form the configuration map index value:

- \cdot CFR3V[3] 0 = Hybrid Architecture, 1 = Uniform Architecture
- CFR1V[6] 0 = 4KB parameter grouped together, $1 = 4KB$ sectors split between bottom and top
- CFR1V[2] 0 = 4KB parameter sectors at bottom, $1 = 4KB$ sectors at top
- The value of some configuration bits may make other configuration bit values not relevant (don't care), hence not all possible combinations of the index value define valid address maps. Only selected configuration bit combinations are supported by the SFDP Sector Map Parameter Table (see **[Table 88](#page-127-0)**). Other combinations must not be used in configuring the sector address map when using this SFDP parameter table to determine the sector map. The following index value combinations are supported.

CFR3V[3]	CFR1V[6]	CFR1V[2]	Index value	Description		
			00h	4KB sectors at bottom with remainder 256KB sectors		
			01 _h	4KB sectors at top with remainder 256KB sectors		
			02h	4KB sectors split between top and bottom with remainder 256KB sectors		
			04h	Uniform 256KB sectors		

Table 87 Sector map parameter

Table 88 JEDEC SFDP rev D, sector map parameter table

Table 88 JEDEC SFDP rev D, sector map parameter table *(continued)*

Table 88 JEDEC SFDP rev D, sector map parameter table *(continued)*

Table 88 JEDEC SFDP rev D, sector map parameter table *(continued)*

9.2 Manufacturer and device ID

Table 89 Manufacturer and device ID

9.3 Unique device ID

Table 90 Unique device ID

Package diagrams

10 Package diagrams

256Mb/512Mb/1Gb SEMPER™ Flash Quad SPI, 1.8V/3.0V

Package diagrams

Figure 86 Ball grid array 24-ball 8 8 mm (VAC024)

256Mb/512Mb/1Gb SEMPER™ Flash Quad SPI, 1.8V/3.0V

Package diagrams

Figure 87 SOIC 16-lead, 300-mil body width (SO3016)

256Mb/512Mb/1Gb SEMPER™ Flash Quad SPI, 1.8V/3.0V

Package diagrams

Figure 88 WSON 8-contact 6 8 mm leadless (WNH008)

11 Ordering information

The ordering part number is formed by a valid combination of the following:

11.1 Valid combinations - Standard grade

[Table 91](#page-136-0) lists configurations planned to be supported in volume for this device. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Table 91 Valid combinations - Standard grade

Base ordering part number	Speed option	Package and materials	Temperature range	Model number	Packing type	Ordering part number $(x = Packing Type)$	Package marking
	DP	BH	I, V			S25HL512TDPBHI01x	25HL512TPI01
				01	0, 3	S25HL512TDPBHV01x	25HL512TPV01
		MH	I, V	01	0, 1, 3	S25HL512TDPMHI01x	25HL512TPI01
						S25HL512TDPMHV01x	25HL512TPV01
		NH	I, V	01	0, 1, 3	S25HL512TDPNHI01x	2HL512TPI01
						S25HL512TDPNHV01x	2HL512TPV01
S25HL512T	FA	BH	I, V	01	0, 3	S25HL512TFABHI01x	25HL512TFI01
						S25HL512TFABHV01x	25HL512TFV01
		MН	I, V	01	0, 1, 3	S25HL512TFAMHI01x	25HL512TFI01
						S25HL512TFAMHV01x	25HL512TFV01
		NH	I, V	01	0, 1, 3	S25HL512TFANHI01x	2HL512TFI01
						S25HL512TFANHV01x	2HL512TFV01
	DP	BH	I, V		0, 3	S25HS512TDPBHI01x	25HS512TPI01
				01		S25HS512TDPBHV01x	25HS512TPV01
		MH	I, V		0, 1, 3	S25HS512TDPMHI01x	25HS512TPI01
				01		S25HS512TDPMHV01x	25HS512TPV01
			I, V			S25HS512TDPNHI01x	2HS512TPI01
		NH		01	0, 1, 3	S25HS512TDPNHV01x	2HS512TPV01
	DS	BH	V	01	0, 3	S25HS512TDSBHV01x	25HS512TSV01
S25HS512T		MН	V	01	0, 3	S25HS512TDSMHV01x	25HS512TSV01
	FA	BH	I, V		0, 3	S25HS512TFABHI01x	25HS512TFI01
				01		S25HS512TFABHV01x	25HS512TFV01
		MH	I, V	01	0, 1, 3	S25HS512TFAMHI01x	25HS512TFI01
						S25HS512TFAMHV01x	25HS512TFV01
		NH	I, V	01	0, 1, 3	S25HS512TFANHI01x	2HS512TFI01
						S25HS512TFANHV01x	2HS512TFV01
S25HL01GT	DP	BH	I, V	03	0, 3	S25HL01GTDPBHV03x	25HL01GTPV03
						S25HL01GTDPBHI03x	25HL01GTPI03
		MН	I, V	01	0, 1, 3	S25HL01GTDPMHV01x	25HL01GTPV01
						S25HL01GTDPMHI01x	25HL01GTPI01
	FA	BH	I, V	03	0, 3	S25HL01GTFABHV03x	25HL01GTFV03
						S25HL01GTFABHI03x	25HL01GTFI03
		MН	I, V	01	0, 1, 3	S25HL01GTFAMHI01x	25HL01GTFI01
						S25HL01GTFAMHV01x	25HL01GTFV01
	DP	BH	I, V	03	0, 3	S25HS01GTDPBHI03x	25HS01GTPI03
						S25HS01GTDPBHV03x	25HS01GTPV03
S25HS01GT		MН	I, V	01	0, 1, 3	S25HS01GTDPMHI01x	25HS01GTPI01
						S25HS01GTDPMHV01x	25HS01GTPV01
	FA	BH	I, V	03	0, 3	S25HS01GTFABHI03x	25HS01GTFI03
						S25HS01GTFABHV03x	25HS01GTFV03
S25HS01GT		MН	I, V	01	0, 1, 3	S25HS01GTFAMHI01x	25HS01GTFI01
						S25HS01GTFAMHV01x	25HS01GTFV01

11.2 Valid combinations – Automotive grade / AEC-Q100

[Table 92](#page-137-0) lists configurations that are Automotive Grade / AEC-Q100 qualified and are planned to be available in volume. The table will be updated as new combinations are released. Contact your local sales representative to confirm availability of specific combinations and to check on newly released combinations.

Production Part Approval Process (PPAP) support is only provided for AEC-Q100 grade products.

Products to be used in end-use applications that require ISO/TS-16949 compliance must be AEC-Q100 grade products in combination with PPAP. Non-AEC-Q100 grade products are not manufactured or documented in full compliance with ISO/TS-16949 requirements.

AEC-Q100 grade products are also offered without PPAP support for end-use applications that do not require ISO/TS-16949 compliance.

Table 92 Valid combinations - Automotive grade / AEC-Q100

Table 92 Valid combinations – Automotive grade / AEC-Q100 *(continued)*

Revision history

Revision histor y

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-01-18 Published by Infineon Technologies AG 81726 Munich, Germany

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Go to [www.infineon.com/support](https://www.cypress.com/support)

Document reference 002-12345 Rev. AA

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customerís compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customerís products and any use of the product of Infineon Technologies in customerís applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customerís technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (**www.infineon.com**).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologiesí products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.