# SN74ALVCH16600 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES030G-JULY 1995-REVISED JULY 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus™
  Family
- UBT<sup>™</sup> Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enable Mode
- Operates From 1.65-V to 3.6-V V<sub>CC</sub>
- Max t<sub>pd</sub> of 4 ns at 3.3-V V<sub>CC</sub>
- ±24-mA Output Drive at 3.3-V V<sub>CC</sub>
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)


#### **DESCRIPTION/ORDERING INFORMATION**

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V  $V_{\rm CC}$  operation.

The SN74ALVCH16600 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is

# DGG OR DL PACKAGE (TOP VIEW)



low, the A data is latched if  $\overline{\text{CLKAB}}$  is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{\text{CLKAB}}$ . When  $\overline{\text{OEAB}}$  is low, the outputs are active. When  $\overline{\text{OEAB}}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B, but uses  $\overline{\text{OEBA}}$ , LEBA,  $\overline{\text{CLKBA}}$ , and  $\overline{\text{CLKENBA}}$ .

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVCH16600DL	ALVOLIACEOO	
-40 to 85°C	330P - DL	Tape and reel	SN74ALVCH16600DLR	ALVCH16600	
	TSSOP - DGG	Tape and reel	SN74ALVCH16600DGGR	ALVCH16600	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT are trademarks of Texas Instruments.




## **FUNCTION TABLE**(1)

	INPUTS							
CLKENAB	OEAB	LEAB	CLKAB	Α	В			
Х	Н	X	X	Х	Z			
X	L	Н	X	L	L			
X	L	Н	X	Н	Н			
Н	L	L	X	Χ	B <sub>0</sub> <sup>(2)</sup>			
Н	L	L	X	Χ	B <sub>0</sub> <sup>(2)</sup>			
L	L	L	$\downarrow$	L	L			
L	L	L	$\downarrow$	Н	н			
L	L	L	Н	Χ	B <sub>0</sub> <sup>(2)</sup>			
L	L	L	L	Χ	B <sub>0</sub> <sup>(3)</sup>			

- (1) A-to-B data flow is shown; B-to-A flow is similar, but uses  $\overline{\text{OEBA}}$ , LEBA, and  $\overline{\text{CLKBA}}$ .
- (2) Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low
- (3) Output level before the indicated steady-state input conditions were established

## **LOGIC DIAGRAM (POSITIVE LOGIC)**





# SN74ALVCH16600 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES030G-JULY 1995-REVISED JULY 2004

## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
\ /	Input voltage reage	Except I/O ports <sup>(2)</sup>	-0.5	4.6	V
V <sub>I</sub>	Input voltage range	I/O ports <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
Vo	Ouput voltage range (2)(3)	•	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> or GND			±100	mA
	Dealer as thermal impedance (4)	DGG package		64	°C/M
$\theta_{JA}$	Package thermal impedance (4)	DL package		56	°C/W
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS(1)**

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
V <sub>I</sub>	Input voltage		0	V <sub>cc</sub>	V
Vo	Output voltage		0	V <sub>cc</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
	High lovel output ourrent	V <sub>CC</sub> = 2.3 V		-12	A
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.65 V		4	
	Low lovel output ourrent	V <sub>CC</sub> = 2.3 V		12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
		V <sub>CC</sub> = 3 V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

This value is limited to 4.6 V, maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# **SN74ALVCH16600 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS**

SCES030G-JULY 1995-REVISED JULY 2004



## **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -4 mA	1.65 V	1.2		
		I <sub>OH</sub> = -6 mA	2.3 V	2		1
V <sub>OH</sub>			2.3 V	1.7		\ \
		I <sub>OH</sub> = -12 mA	2.7 V	2.2		1
			3 V	2.4		
		I <sub>OH</sub> = -24 mA	3 V	2		
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2	
		I <sub>OL</sub> = 4 mA	1.65 V		0.45	1
<b>.</b> ,		I <sub>OL</sub> = 6 mA	2.3 V		0.4	V
V <sub>OL</sub>		12 1	2.3 V		0.7	7
		I <sub>OL</sub> = 12 mA	2.7 V		0.4	1
		I <sub>OL</sub> = 24 mA	3 V		0.55	1
I <sub>I</sub>		$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
		V <sub>I</sub> = 0.58 V	1.65 V	25		
		V <sub>I</sub> = 1.07 V	1.65 V	-25		1
		V <sub>I</sub> = 0.7 V	2.3 V	45		
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V	2.3 V	-45		μΑ
		V <sub>I</sub> = 0.8 V	3 V	75		1
		V <sub>I</sub> = 2 V	3 V	-75		1
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V		±500	
I <sub>OZ</sub> (3)		$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
$\Delta I_{CC}$		One input at $V_{\rm CC}$ - 0.6 V, Other inputs at $V_{\rm CC}$ or GND	3 V to 3.6 V		750	μΑ
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		4	pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8	pF

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

<sup>(3)</sup> For I/O ports, the parameter  $I_{\mbox{\scriptsize OZ}}$  includes the input leakage current.



SCES030G-JULY 1995-REVISED JULY 2004

## **TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> = 1.8 V		$V_{CC} = 1.8 \text{ V}$ $V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency				(1)		150		150	-	150	MHz
	Dulas dunation	LE high		(1)		3.3		3.3		3.3		
t <sub>w</sub>	Pulse duration	CLK high or low		(1)		3.3		3.3		3.3		ns
		Data before CLK↑	•	(1)		1.3		1.3		1.2		
<b> </b> .		I Data before LE↓ ⊢	CLK high	(1)		1.2		1.1		1.1		
t <sub>su</sub>	Setup time		CLK low	(1)		1.8		1.5		1.5		ns
		CLKEN before CL	K↑	(1)		0.7		0.7		0.8		
		Data after CLK↑		(1)		1.5		1.8		1.5		
	t <sub>h</sub> Hold time	Data after LE	CLK high	(1)		1.6		1.9		1.6		
<sup>l</sup> h		Data after LE↓ CL	CLK low	(1)		1.2		1.6		1.3		ns
		CLKEN after CLK	<u> </u>	(1)		1.4		1.7		1.4		

<sup>(1)</sup> This information was not available at the time of publication.

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		1.8 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(001F01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		150		150		150		MHz
	A or B	B or A		(1)	1	5.1		4.7	1	4	
t <sub>pd</sub>	LEAB or LEBA	A or B		(1)	1	5.9	-	5.5	1	4.8	ns
	CLKAB or CLKBA	AOIB		(1)	1	7.3	-	6.8	1.3	5.7	
t <sub>en</sub>	OEAB or OEBA	A or B		(1)	1	6.5		6.3	1.1	5.2	ns
t <sub>dis</sub>	OEAB or OEBA	A or B		(1)	1	5.1		4.7	1.2	4.4	ns

<sup>(1)</sup> This information was not available at the time of publication.

## **OPERATING CHARACTERISTICS**


 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
	TANAMETER		TEST CONDITIONS	TYP	TYP	TYP	0111
	Power dissipation	Outputs enabled	C <sub>1</sub> = 50 pF. f = 10 MHz	(1)	43	56	pF
C <sub>pd</sub>	capacitance	Outputs disabled	$O_L = 50 \text{ pr},  I = 10 \text{ MHz}$	(1)	6	6	ρΓ

<sup>(1)</sup> This information was not available at the time of publication.




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

V.	IN	PUT	v <sub>M</sub>   v		_	ь	v
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	νм	V <sub>LOAD</sub>	CL	$R_L$	$V_{\!\scriptscriptstyle \Delta}$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated