
www.ti.com

SN74LVCE161284 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541-JANUARY 2004-REVISED MARCH 2005

FEATURES

- Auto-Power-Up Feature Prevents Printer Errors When Printer Is Turned On, But No Valid Signal Is at A9–A13 Pins
- 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
- Designed for IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
- Flow-Through Architecture Optimizes PCB Layout
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection
 - ±4 kV Human-Body Model
 - ±8 kV IEC 61000-4-2, Contact Discharge (Connector Pins)
 - ±15 kV IEC 61000-4-2, Air-Gap Discharge (Connector Pins)
 - ±15 kV Human-Body Model (Connector Pins)



DESCRIPTION/ORDERING INFORMATION

The SN74LVCE161284 is designed for 3-V to 3.6-V V_{CC} operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control input (DIR) is high and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and four receivers. The SN74LVCE161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	SSOP – DL	Tube	SN74LVCE161284DL	LVCE161284		
0°C to 70°C	330P - DL	Tape and reel	SN74LVCE161284DLR	LVCE 101204		
	TSSOP – DGG	Tape and reel	SN74LVCE161284DGGR	LVCE161284		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74LVCE161284 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541-JANUARY 2004-REVISED MARCH 2005



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have a 1.4-k Ω integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above V_{CC} CABLE. If V_{CC} CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. V_{CC} is designed for 3-V to 3.6-V operation. V_{CC} CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when V_{CC} CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.

The Y outputs (Y9–Y13) stay in the high state after power on until an associated input (A9–A13) goes high. When an associated input goes high, all Y outputs are activated, and noninverting signals of the associated inputs are driven through Y outputs. This special feature prevents printer-system errors caused by deasserting the BUSY signal in the cable at power on.

FUNCTION TABLE

INP	UTS	OUTPUT	MODE					
DIR	HD	OUIPUI	WODE					
	-	Open drain	A9-A13 to Y9-Y13 and PERI LOGIC IN to PERI LOGIC OUT					
		Totem pole	B1-B8 to A1-A8 and C14-C17 to A14-A17					
L	Н	Totem pole	B1-B8 to A1-A8, A9-A13 to Y9-Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14-C17 to A14-A17					
Н	-	Open drain	A1-A8 to B1-B8, A9-A13 to Y9-Y13, and PERI LOGIC IN to PERI LOGIC OUT					
	L	Totem pole	C14-C17 to A14-A17					
Н	Н	Totem pole	A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT					




SCES541-JANUARY 2004-REVISED MARCH 2005


LOGIC DIAGRAM V_{CC} CABLE 42 See Note A 48 DIR See Note A HD See Note B A1-A8 B1-B8 A9-A13 Y9-Y13 See **Note C PERI LOGIC IN** PERI LOGIC OUT A14-A17 C14-C17 HOST LOGIC OUT **HOST LOGIC IN**

- NOTES: A. The PMOS transistors prevent backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND. The PMOS transistor is turned off when the associated driver is in the low state.
 - B. The PMOS transistor prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND.
 - C. Active input detection circuit forces Y9-Y13 to the high state after power-on, until one of the A9-A13 goes high (see Figure 1).





Active Input Detection Circuit



NOTE A: One of A9–A13 is switched as shown above, and the other four inputs are forced to low state.

Figure 1. Error-Free Circuit Timing



SN74LVCE161284 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541-JANUARY 2004-REVISED MARCH 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC} CABLE	Supply voltage range		-0.5	7	V
V _{CC}	Supply voltage range	Supply voltage range		4.6	V
V _I ,	Land and advantage to a second	Cable side ⁽²⁾⁽³⁾	-2	7	V
V _I , V _O	Input and output voltage range	Peripheral side ⁽²⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
	Continuous sutraut surrent	Except PERI LOGIC OUT		±50	mA
IO	Continuous output current	PERI LOGIC OUT		±100	mA
	Continuous current through each V _{CC} or GND			±200	mA
I _{SK}	Output high sink current	$V_O = 5.5 \text{ V}$ and V_{CC} CABLE = 3 V		65	mA
0	Deal and the great form of a set (4)	DGG package		70	00/11/
θ_{JA}	Package thermal impedance ⁽⁴⁾	DL package		°C/W	
T _{stg}	Storage temperature range	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

 (3) The ac input-voltage pulse duration is limited to 40 ns if the amplitude is greater than -0.5 V.
- (4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT	
V _{CC} CABLE	Supply voltage for the cable side, V _{CC} (CABLE ≥ V _{CC}	3	5.5	V	
V _{CC}	Supply voltage		3	3.6	V	
		A, B, DIR, and HD	2			
1/	High lovel input voltage	C14-C17	2.3		V	
V_{IH}	High-level input voltage	HOST LOGIC IN	2.6		V	
		PERI LOGIC IN	2			
		A, B, DIR, and HD		8.0		
	Low-level input voltage	C14-C17		V		
V_{IL}		HOST LOGIC IN		1.6	V	
		PERI LOGIC IN		0.8		
M	lanut valtage	Peripheral side	0	V_{CC}	V	
VI	Input voltage	Cable side	0	5.5	V	
Vo	Open-drain output voltage	HD low	0	5.5	V	
		HD high, B and Y outputs		-14		
I _{OH}	High-level output current	A outputs and HOST LOGIC OUT		-4	mA	
		PERI LOGIC OUT		-0.5		
I _{OL}		B and Y outputs		14	14 4 mA 84	
	Low-level output current	A outputs and HOST LOGIC OUT		4		
		PERI LOGIC OUT		84		
T _A	Operating free-air temperature		0	70	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LVCE161284 19-BIT IEEE STD 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541-JANUARY 2004-REVISED MARCH 2005



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	V _{CC} CABLE	MIN TYP ⁽¹⁾ MA	X UNIT	
ΔV_{t}	All inputs except the C inputs and HOST LOGIC IN				0.4		
Hysteresis $(V_{T+} - V_{T-})$	HOST LOGIC IN		3.3 V	5 V	0.2	V	
$(v_{T+} - v_{T-})$	C inputs				0.8		
	HELL B. IV.		3 V	3 V	2.23		
	HD high, B and Y outputs	$I_{OH} = -14 \text{ mA}$	3.3 V	4.7 V	2.4		
	HD high, A outputs, and	$I_{OH} = -4 \text{ mA}$	0.1/	0.1/	2.4	.,	
V_{OH}	HOST LOGIC OUT	$I_{OH} = -50 \mu A$	3 V	3 V	2.8	V	
	DEBLI OCIC OLIT	1 0.5 mA	3.15 V	3.15 V	3.1		
	PERI LOGIC OUT	$I_{OH} = -0.5 \text{ mA}$	3.3 V	4.7 V	4.5		
	B and Y outputs	I _{OL} = 14 mA			0.7	7	
V	A outputs and	$I_{OL} = 50 \mu\text{A}$	2.1/	3 V	0.	2 V	
V_{OL}	HOST LOGIC OUT	I _{OL} = 4 mA	= 4 mA		0	4 V	
	PERI LOGIC OUT	I _{OL} = 84 mA			0.	9	
		$V_I = V_{CC}$			5	0 μΑ	
I _I	C inputs	V _I = GND (pullup resistors)	3.6 V	3.6 V	-3.	5 mA	
	All inputs except B or C inputs	$V_I = V_{CC}$ or GND		5.5 V	±	1 μΑ	
	A1–A8	$V_O = V_{CC}$ or GND		5.5 V	<u>+2</u>	0	
		V _O = V _{CC} CABLE		3.3 V	5	0 μΑ	
l _{OZ}	B outputs	V _O = GND (pullup resistors)	3.6 V	3.6 V	-3.	5 mA	
	Open-drain Y outputs	V _O = GND (pullup resistors)		3.0 V	-3.		
I	B and Y outputs	V _O = 5.5 V	0 to 1.5 V ⁽²⁾ 0 to 1.5 V ⁽²⁾		35	350 μΑ	
I _{OZPU}	B and T outputs	$V_O = GND$	0 10 1.5 0 0	0 10 1.5 0 1	_	5 mA	
1	B and Y outputs	$V_0 = 5.5 \text{ V}$	0 to 1.5 V ⁽²⁾	0 to 1.5 V ⁽²⁾	35	0 μΑ	
I _{OZPD}	B and 1 outputs	$V_O = GND$	0 10 1.5 V	0 10 1.0 0		5 mA	
l	Power-down input leakage, except A1–A8 or B1–B8 inputs	V_I or $V_O = 0$ to 3.6 V	0	0	10	0 μΑ	
l _{off}	Power-down output leakage, B1–B8 and Y9–Y13 outputs	V_I or $V_O = 0$ to 5.5 V	Ü	O .	10		
		$V_I = GND$		3.6 V	4	5	
I_{CC}		(12 × pullup)	3.6 V	5.5 V	7	0 mA	
		$V_I = V_{CC},$ $I_O = 0$		3.6 V	0.	8	
Z _O	B1-B8, Y9-Y13	$I_{OH} = -35 \text{ mA}$	3.3 V	3.3 V	36	Ω	
R pullup	B1-B8, Y9-Y13, C14-C17	V _O = 0 V (in high-impedance state)	3.3 V	3.3 V	1.15 1.6	5 kΩ	
C _i	A9–A13, DIR, HD, PERI LOGIC IN	$V_I = V_{CC}$ or GND	3.3 V	5 V	6.5	pF	
	HOST LOGIC IN				4		
	A1-A8	V = V or CND	3.3 V	5 V	8	nE	
C _{io}	B1-B8	$V_O = V_{CC}$ or GND	3.3 V	5 V	13	pF	

⁽¹⁾ Typical values are measured at $T_A = 25^{\circ}C$. (2) Connect the V_{CC} pin to the V_{CC} CABLE pin.



SCES541-JANUARY 2004-REVISED MARCH 2005

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2 and Figure 3)

PAR	AMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT	
t _{PLH}	Totom polo	A1–A8	B1-B8	2	2		ns	
t_{PHL}	Totem pole	A1-A0	D I-D0	2		30	115	
t _{PLH}	Totem pole	A9–A13	Y9–Y13	2		30	ns	
t_{PHL}	Totelli pole	A9-A13	19-113	2		30	115	
t_{PLH}	Totem pole	B1–B8	A1–A8	2		12	ns	
t_{PHL}	Totelli pole	D1-D0	A I–Ao	2		12	115	
t_{PLH}	Totem pole	C14-C17	A14–A17	2		14	1 ns	
t_{PHL}	Totelli pole	G14-G17	A14-A17	2		14	115	
t _{PLH}	Totom polo	PERI LOGIC IN	PERI LOGIC OUT	2		16	ns	
t_{PHL}	Totem pole	PERI LOGIC IN	PERI LOGIC OUT	2		16	115	
t _{PLH}	Totem pole	HOST LOGIC IN	HOST LOGIC OUT	1		18	ns	
t _{PHL}	Totelli pole	HOST LOGIC IN	HOST LOGIC OUT	1		18	ns	
t _{slew}	Totem pole	B1-B8 and '	Y9–Y13 outputs	0.05		0.4	V/ns	
t _{PZH}		HD	B1-B8, Y9-Y13, and	2		30	ns	
t_{PHZ}		עח	PERI LOGIC OUT	2		25		
t _{en} -t _{dis}		DIR	A1–A8	2		25	ns	
t _{PHZ}		DIR	B1-B8	2		25	20	
t _{PLZ}		אוט	D I – B0	2		25	ns	
t _r , t _f	Open drain	A1-A13	B1-B8 or Y9-Y13	1		120	ns	
t _{sk(o)} (2)		A1-A8 or B1-B8	B1-B8 or A1-A8		3	10	ns	

Table 1. ESD Protection

PIN	TEST CONDITIONS	TYP	UNIT
B1-B8, Y9-Y13, PERI LOGIC OUT, C14-C17, HOST LOGIC IN	НВМ	±15	
	Contact discharge, IEC 61000-4-2	±8	kV
	Air-gap discharge, IEC 61000-4-2	±15	
DIR, HD, A1–A8, A9–A13, PERI LOGIC IN, A14–A17, HOST LOGIC OUT	нвм	±4	kV

Operating Characteristics


 $\rm V_{CC}$ and $\rm V_{CC}$ CABLE = 3.3 V, $\rm C_L$ = 0, f = 10 MHz, $\rm T_A$ = 25°C

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP	UNIT
		A	В	15	
		A	Υ	6	
^	Davis dissination and stance	PERI LOGIC IN	PERI LOGIC OUT	10	F
C_{pd}	Power dissipation capacitance	В	А	33	pF
		С	А	29	
		HOST LOGIC IN	HOST LOGIC OUT	29	


Typical values are measured at V_{CC} = 3.3 V, V_{CC} CABLE = 5 V, and T_A = 25°C. Skew is measured at 1/2 (V_{OH} + V_{OL}) for signals switching in the same direction.



PARAMETER MEASUREMENT INFORMATION



SLEW RATE A-TO-B OR A-TO-Y LOAD (TOTEM POLE) OR PERI LOGIC IN TO PERI LOGIC OUT



A-TO-B LOAD OR A-TO-Y LOAD (OPEN DRAIN) OR PERI LOGIC IN TO PERI LOGIC OUT

NOTES: A. C₁ includes probe and jig capacitance.

B. When V_{CC} CABLE is 3.3 V \pm 0.3 V, slew rate is measured between 0.4 V and 0.9 V for the rising edge and between 2.4 V and 1.9 V for the falling edge. When V_{CC} CABLE is 5 V \pm 0.5 V, slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V_{CC} CABLE and 50% V_{CC} CABLE for the falling edge.


$$\mathrm{t_{slew}\,fall} \,=\, \mathrm{V_{CC}}\!\!\left(\frac{95\%-50\%}{\mathrm{t_{f1}}}\right) \qquad \mathrm{t_{slew}\,rise} \,=\, \left(\frac{1.9\;\mathrm{V}-0.4\;\mathrm{V}}{\mathrm{t_{r1}}}\right)$$

- C. Input rise $(t_{\rm f})$ and fall $(t_{\rm f})$ times are 3 ns. Rise and fall times (open drain) are <120 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 2. Load Circuits and Voltage Waveforms

SCES541-JANUARY 2004-REVISED MARCH 2005

PARAMETER MEASUREMENT INFORMATION



HOST LOGIC IN TO HOST LOGIC OUT OR B-TO-A LOAD (TOTEM POLE)



VOLTAGE WAVEFORMS MEASURED AT TP1
PROPAGATION DELAY TIMES (A to B)

A-TO-B LOAD OR A-TO-Y LOAD (TOTEM POLE) OR PERI LOGIC IN TO PERI LOGIC OUT

- NOTES: A. C_L includes probe and jig capacitance.
 - B. Input rise and fall times are 3 ns.
 - C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - D. Input rise and fall times are 3 ns. Pulse duration is 150 ns < $t_{\rm w}$ < 10 $\mu s.$
 - E. The outputs are measured one at a time, with one transition per measurement.
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - G. t_{PZL} and t_{PZH} are the same as t_{en}.
 - H. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 3. Load Circuits and Voltage Waveforms





om 27-Sep-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVCE161284DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCE161284DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCE161284DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCE161284DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCE161284VRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCE161284VRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCE161284DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCE161284DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCE161284DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCE161284VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2009


TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
		Overall width of the carrier tape
Г	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCE161284DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74LVCE161284DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVCE161284VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

www.ti.com 11-Aug-2009




*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TIOTITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCE161284DGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0
SN74LVCE161284DLR	SSOP	DL	48	1000	346.0	346.0	49.0
SN74LVCE161284VR	TVSOP	DGV	48	2000	346.0	346.0	33.0

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive dataconverter.ti.com www.ti.com/automotive **DLP® Products** Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface Military www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony www.ti-rfid.com Video & Imaging www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated