SCBS039B - NOVEMBER 1988 - REVISED NOVEMBER 1993

- State-of-the-Art BiCMOS Design Significantly Reduces ICC7
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Power-Up High-Impedance State
- 3-State Inverting Outputs
- Back-to-Back Registers for Storage
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Plastic and Ceramic 300-mil DIPs (JT, NT)

description

The 'BCT544 octal registered transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the inverted data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

The SN54BCT544 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT544 is characterized for operation from 0°C to 70°C.

LEBA [1	J ₂₄]v _{cc}					
OEBA [2	23	CEBA					
A1 [3	22] B1					
A2 [4	21] B2					
A3 [5	20] B3					
A4 [6	19] B4					
A5 [7	18] B5					
A6 [8	17] B6					
A7 [9	16] B7					
A8 [10	15] B8					
CEAB [11	14	LEAB					
GND [12	13	OEAB					

SN54BCT544 ... JT OR W PACKAGE SN74BCT544 . . . DW OR NT PACKAGE

SN54BCT544 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

	INPU	OUTPUT						
CEAB	LEAB	OEAB	Α	В				
Н	Х	Х	Х	Z				
L	Х	Н	Х	Z				
L	Н	L	Х	в ₀ ‡				
L	L	L	L	Н				
L	L	L	н	L				

EUNCTION TABLET

[†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡Output level before the indicated steady-state input conditions were established.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SCBS039B - NOVEMBER 1988 - REVISED NOVEMBER 1993

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.



SCBS039B - NOVEMBER 1988 - REVISED NOVEMBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		– 0.5 V to 7 V
Input voltage range: Control inputs (see Note	1)	$\ldots \ldots - 0.5$ V to 7 V
I/O ports (see Note 1)		– 0.5 V to 5.5 V
Voltage range applied to any output in the dis	sabled or power-off state, V_O .	$\dots \dots $
Voltage range applied to any output in the high	gh state, V _O	$\dots \dots $
Input clamp current	-	–30 mÅ
Current into any output in the low state: SN54	4BCT544	96 mA
SN74	4BCT544	128 mA
Operating free-air temperature range: SN54	4BCT544	– 55°C to 125°C
SN74	4BCT544	0°C to 70°C
Storage temperature range		– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative voltage rating may be exceeded if the input clamp-current rating is observed.

recommended operating conditions

		SN54BCT544			SN	LINUT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
IIK	Input clamp current			-18			-18	mA
IOH	High-level output current			-12			-15	mA
IOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C



SCBS039B - NOVEMBER 1988 - REVISED NOVEMBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			SN	SN54BCT544			SN74BCT544			
PARAMETER	TEST CC	INDITIONS	MIN	түр†	MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	II = -18 mA			-1.2			-1.2	V	
		$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3			
Varia	V _{CC} = 4.5 V	I _{OH} = -12 mA	2	3.2					V	
VОН		I _{OH} = -15 mA				2	3.1		v	
	V _{CC} = 4.75 V,	$I_{OH} = -3 \text{ mA}$				2.7				
Ver	V _{CC} = 4.5 V	I _{OL} = 48 mA		0.38	0.55				V	
VOL		I _{OL} = 64 mA					0.42	0.55	v	
lj	V _{CC} = 5.5 V,	V _I = 5.5 V			0.4			0.4	mA	
IIH‡	V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μA	
IIL‡	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6			-0.6	mA	
IOS§	V _{CC} = 5.5 V,	$V_{O} = 0$	-100		-225	-100		-225	mA	
ICCH	V _{CC} = 5.5 V			7	11		7	11	mA	
ICCL	V _{CC} = 5.5 V			43	68		43	68	mA	
ICCZ	V _{CC} = 5.5 V			9	15		9	15	mA	
Ci	V _{CC} = 5 V,	VI = 2.5 V or 0.5 V		6			6		pF	
C _{io}	V _{CC} = 5 V,	V_{O} = 2.5 V or 0.5 V		16			16		pF	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

				V _{CC} = 5 V, T _A = 25°C		СТ544	SN74B	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration, LEAB or LEBA low		7		8		7		ns
t _{su}	Setup time, data before \overline{LEAB} or \overline{LEBA}	High or low	5		5.5		5		ns
t _h	Hold time, data after \overline{LEAB} or \overline{LEBA}	High or low	1		1		1		ns



SCBS039B - NOVEMBER 1988 - REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF, R_L = 500 Ω (unless otherwise noted) (see Note 2)

PARAMETER	FROM	TO	V _{CC} = 5 V, T _A = 25°C		SN54BCT544		SN74BCT544		UNIT
	(INFOT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	2.4	7.6	2.4	10.3	2.4	9.7	200
^t PHL	AUD	BUIA	3	7.6	3	8.9	3	8.5	ns
^t PLH		٨	3.5	10.3	3.5	14.2	3.5	13.3	20
^t PHL	LEDA	A	4.8	10.2	4.8	12.7	4.8	12.3	115
^t PLH		P	3.5	10.3	3.5	14.4	3.5	13.4	20
^t PHL	LEAB	D	4.8	10.3	4.8	12.8	4.8	12.4	115
^t PZH		A or P	3	10.1	3	13.1	3	12.7	20
^t PZL	OE OF CE	AUB	5.1	11.8	5.1	14.2	5.1	13.9	115
^t PHZ		A or B	2.8	7.5	2	8.9	2.8	8.5	200
^t PLZ		AUID	2.3	7.2	2.3	9	2.3	8.2	115

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

1 of 3

🐺 Texas Instruments	THE WORLD LEADER IN DSP AND ANALOG	
Products 💽	Development Tools Applications	•
Search GO	■ Advanced Search ■ TI Home ■ TI&ME ■ Employm ■ Tech Support ■ Comments ■ Site Map ■ TI Global	ent

PRODUCT FOLDER | PRODUCT INFO: <u>FEATURES</u> | <u>DESCRIPTION</u> | <u>DATASHEETS</u> | <u>PRICING/AVAILABILITY</u> | <u>APPLICATION NOTES</u> | <u>RELATED DOCUMENTS</u>

PRODUCT SUPPORT: TRAINING

SN54BCT544, Octal Registered Transceivers With 3-State Outputs DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54BCT544
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	TTL
No. of Outputs	8
Logic	Inv

FEATURES

<u>Back to Top</u>

- State-of-the-Art BiCMOS Design Significantly Reduces I CCZ
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Power-Up High-Impedance State
- 3-State Inverting Outputs
- Back-to-Back Registers for Storage
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Plastic and Ceramic 300-mil DIPs (JT, NT)

DESCRIPTION

<u>Back to Top</u>

The ´BCT544 octal registered transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low in order to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent

low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the inverted data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and **OEBA** inputs.

The SN54BCT544 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT544 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Back to Top Full datasheet in Acrobat PDF: scbs039b.pdf (89 KB) (Updated: 11/01/1993) Full datasheet in Zipped PostScript: scbs039b.psz (85 KB)

APPLICATION NOTES

Back to Top

Back to Top

Back to Top

Back to Top

View Application Reports for Digital Logic

- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (SCBA012A - Updated: 08/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- Implications of Slow or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

RELATED DOCUMENTS

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/ AVAILABILITY

ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	<u>TEMP</u> (⁰ C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY=1000+	<u>PACK</u> <u>QTY</u>	DSCC NUMBER	PRICING/AVAILABILITY
SNJ54BCT544FK	<u>FK</u>	28	-55 TO 125	ACTIVE	14.16	1	5962- 9155401M3A	<u>Check stock or order</u>
SNJ54BCT544JT	<u>ர</u>	24	-55 TO 125	ACTIVE	8.80	1	5962- 9155401MLA	<u>Check stock or order</u>
SNJ54BCT544W	W	24	-55 TO 125	ACTIVE	14.16	1		Check stock or order

2 of 3

3 of 3

Table Data Updated on: 11/ 19/ 2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks | Privacy Policy</u> | <u>Important Notice</u>