







Sample &



**ADC34J22 ADC34J23 ADC34J24 ADC34J25**

Support & Community

SBAS669A-MAY 2014-REVISED JANUARY 2015

# ADC34J2x Quad-Channel, 12-Bit, 50-MSPS to 160-MSPS, Analog-to-Digital Converter with JESD204B Interface

- Quad Channel
- 
- 
- 
- 
- 
- 
- 
- -
	-
- 
- Pin-to-Pin Compatible with 14-Bit Version up to 3.2 Gbps.
- Package: VQFN-48 (7 mm × 7 mm)

# **2** Applications

- Multi-Carrier, Multi-Mode Cellular Base Stations
- Radar and Smart Antenna Arrays
- Munitions Guidance
- Motor Control Feedback
- 
- Communications Test Equipment
- Nondestructive Testing
- 
- 
- Quadrature and Diversity Radio Receivers

# **1 Features 3 Description**

The ADC34J2x are a high-linearity, ultra-low power, dual-channel, 12-bit, 50-MSPS to 160-MSPS, analog-<br>to-digital converter (ADC) family. The devices are<br>designed specifically to support demanding. high designed specifically to support demanding, high Flexible Input Clock Buffer with Divide-by-1, -2, -4 input frequency signals with large dynamic range<br>
requirements. A clock input divider allows more  $r_{\text{IN}} = 69.6$  dBFS, SFDR = 86 dBc at flexibility for system clock architecture design while<br>  $r_{\text{IN}} = 70$  MHz<br>
Ultra-Low Power Consumption:<br>
Ultra-Low Power Consumption:<br>
Synchronization The devices support JFSD204B synchronization. The devices support JESD204B - 203 mW/Ch at 160 MSPS<br>Channel Isolation: 105 dB Channel Isolation: 105 dB density. The JESD204B interface is a serial interface,<br>density. The JESD204B interface is a serial interface,<br>where the data of each ADC are serialized and output internal Dither where the data of each ADC are serialized and output<br>JESD204B Serial Interface: The Sover only one differential pair. An internal phaseover only one differential pair. An internal phase-- Subclass 0, 1, 2 Compliant up to 3.2 Gbps locked loop (PLL) multiplies the incoming ADC<br>
Survey Care local process of DC up to 420 MODC sampling clock by 20 to derive the bit clock that is - Supports One Lane per ADC up to 160 MSPS<br>Support of Multi-Chip Synchronization<br>The devices support subclass 1 with interface speeds The devices support subclass 1 with interface speeds





Network and Vector Analyzers (1) For all available packages, see the orderable addendum at<br>  $\Omega$ 



# **Microwave Receivers FFT with Dither On (f<sub>S</sub>** = 160 MSPS,  $f_{\text{IN}}$  = 10 MHz, SNR = 70.3 dBFS, Software Defined Radios (SDRs) **SFDR** = 84 dBc)



# **Table of Contents**





# **4 Revision History**



# **5 Device Comparison Table**



# **6 Pin Configuration and Functions**



#### **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A - MAY 2014 - REVISED JANUARY 2015

www.ti.com

Texas<br>Instruments



4 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **7 Specifications**

#### **7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) When AVDD is turned off, TI recommends switching off the input clock (or ensuring the voltage on CLKP, CLKM is less than |0.3 V|). This configuration prevents the ESD protection diodes at the clock input pins from turning on.

# **7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### **7.3 Recommended Operating Conditions(1)**

over operating free-air temperature range (unless otherwise noted)



(1) After power-up, to reset the device for the first time, only use the RESET pin; see the Register Initialization section.

(2) With the clock divider enabled by default for divide-by-1. Maximum sampling clock frequency for the divide-by-4 option is 640 MSPS.

SBAS669A-MAY 2014-REVISED JANUARY 2015

#### **7.4 Summary of Special Mode Registers**

Table 1 lists the location, value, and functions of special mode registers in the device.



#### **Table 1. Special Modes Summary**

#### **7.5 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.





#### **7.6 Electrical Characteristics: ADC34J24, ADC34J25**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = -40°C to T<sub>MAX</sub> = 85°C, maximum sampling rate, 50% clock duty cycle,  $AVDD = DVD = 1.8 V$ , and  $-1$ -dBFS differential input, unless otherwise noted.



#### **7.7 Electrical Characteristics: ADC34J22, ADC34J23**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = -40°C to T<sub>MAX</sub> = 85°C, maximum sampling rate, 50% clock duty cycle,  $AVDD = DVDD = 1.8 V$ , and  $-1$ -dBFS differential input, unless otherwise noted.



SBAS669A-MAY 2014-REVISED JANUARY 2015

#### **7.8 Electrical Characteristics: General**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, Maximum sampling rate, 50% clock duty cycle,  $AVDD = DVDD = 1.8 V$ , and  $-1$ -dBFS differential input, unless otherwise noted.



(1) Crosstalk is measured with a -1-dBFS input signal on aggressor channel and no input on victim channel.

www.ti.com



#### **7.9 AC Performance: ADC34J25**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> =  $-40^{\circ}$ C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 160 MSPS,  $50\%$  clock duty cycle, AVDD = DVDD = 1.8 V, and  $-1$ -dBFS differential input, unless otherwise noted.



Copyright © 2014–2015, Texas Instruments Incorporated **Community Community Construments Incorporated** 9

SBAS669A-MAY 2014-REVISED JANUARY 2015

Texas

www.ti.com

# **AC Performance: ADC34J25 (continued)**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> =  $-40^{\circ}$ C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle,  $AVDD = DVDD = 1.8 V$ , and  $-1$ -dBFS differential input, unless otherwise noted.





#### **7.10 AC Performance: ADC34J24**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 125 MSPS,  $50\%$  clock duty cycle, AVDD = DVDD = 1.8 V, and  $-1$ -dBFS differential input, unless otherwise noted.



Copyright © 2014–2015, Texas Instruments Incorporated **Submit Documentation Feedback** 11

SBAS669A-MAY 2014-REVISED JANUARY 2015

www.ti.com

# **AC Performance: ADC34J24 (continued)**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> =  $-40^{\circ}$ C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle,  $AVDD = DVDD = 1.8 V$ , and  $-1$ -dBFS differential input, unless otherwise noted.





#### **7.11 AC Performance: ADC34J23**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle,  $AVDD = DVDD = 1.8 V$ , and  $-1$ -dBFS differential input, unless otherwise noted.



Copyright © 2014–2015, Texas Instruments Incorporated **Submit Documentation Feedback** 13

SBAS669A-MAY 2014-REVISED JANUARY 2015

#### www.ti.com

**ISTRUMENTS** 

Texas

#### **AC Performance: ADC34J23 (continued)**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, and -1-dBFS differential input, unless otherwise noted.





#### **7.12 AC Performance: ADC34J22**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = –40°C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle,  $AVDD = DVDD = 1.8 V$ , and  $-1$ -dBFS differential input, unless otherwise noted.



Copyright © 2014–2015, Texas Instruments Incorporated **Submit Documentation Feedback** 15

SBAS669A-MAY 2014-REVISED JANUARY 2015

**ISTRUMENTS** 

Texas

#### **AC Performance: ADC34J22 (continued)**

Typical values are at T<sub>A</sub> = 25°C, full temperature range is T<sub>MIN</sub> = -40°C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle,  $AVDD = D VDD = 1.8 V$ , and  $-1$ -dBFS differential input, unless otherwise noted.



#### **7.13 Digital Characteristics**

The dc specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD = DVDD = 1.8 V and  $-1$ -dBFS differential input, unless otherwise noted.



(1) RESET, SCLK, SDATA, and PDN pins have 150-k $\Omega$  (typical) internal pull-down resistor to ground, while SEN pin has 150-k $\Omega$  (typical) pull-up resistor to AVDD.

(2) 50- $\Omega$ , single-ended external termination to 1.8 V.

16 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **7.14 Timing Characteristics**

Typical values are at 25°C, AVDD = DVDD = 1.8 V, and  $-1$ -dBFS differential input, unless otherwise noted. Minimum and maximum values are across the full temperature range:  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ . See Figure 143.



#### **Table 2. Latency in Different Modes(1)(2)**



(1) Overall latency = latency +  $t_D$ .

 $(2)$  t<sub>S</sub> is the time period of the ADC conversion clock.

 $(3)$  Latency is specified for subclass 2. In subclass 0, the SYNC~ falling edge to CGS phase latency is 16 clock cycles in 10x mode and 15 clock cycles in 20x mode.

(4) Latency is specified for subclass 2. In subclass 0, the SYNC~ rising edge to ILA sequence latency is 11 clock cycles in 10x mode and 11 clock cycles in 20x mode.

18 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated

Product Folder Links: *ADC34J22 ADC34J23 ADC34J24 ADC34J25*



Typical values are at  $T_A$  = 25°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, 32k-point FFT, dither enabled, and special modes written, unless otherwise noted.

**7.15 Typical Characteristics: ADC34J25**

#### www.ti.com





#### **Typical Characteristics: ADC34J25 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, dither enabled, and special modes written, unless otherwise noted.



SBAS669A-MAY 2014-REVISED JANUARY 2015

#### **Typical Characteristics: ADC34J25 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, dither enabled, and special modes written, unless otherwise noted.



20 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **Typical Characteristics: ADC34J25 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, dither enabled, and special modes written, unless otherwise noted.



SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Typical Characteristics: ADC34J25 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, dither enabled, and special modes written, unless otherwise noted.



22 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **Typical Characteristics: ADC34J25 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, 32k-point FFT, dither enabled, and special modes written, unless otherwise noted.





SBAS669A-MAY 2014-REVISED JANUARY 2015

#### **7.16 Typical Characteristics: ADC34J24**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and  $32k$ -point FFT, unless otherwise noted.



24 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **Typical Characteristics: ADC34J24 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Typical Characteristics: ADC34J24 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



26 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **Typical Characteristics: ADC34J24 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Typical Characteristics: ADC34J24 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



28 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **Typical Characteristics: ADC34J24 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, and 32k-point FFT, unless otherwise noted.





SBAS669A-MAY 2014-REVISED JANUARY 2015

#### **7.17 Typical Characteristics: ADC34J23**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and  $32k$ -point FFT, unless otherwise noted.



30 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **Typical Characteristics: ADC34J23 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Typical Characteristics: ADC34J23 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



32 **Submit Documentation Feedback** Copyright © 2014-2015, Texas Instruments Incorporated



#### **Typical Characteristics: ADC34J23 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.





SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Typical Characteristics: ADC34J23 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



34 Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated



#### **Typical Characteristics: ADC34J23 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 80 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, and 32k-point FFT, unless otherwise noted.





SBAS669A-MAY 2014-REVISED JANUARY 2015

#### **7.18 Typical Characteristics: ADC34J22**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and  $32k$ -point FFT, unless otherwise noted.



36 Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated


# **Typical Characteristics: ADC34J22 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Typical Characteristics: ADC34J22 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



38 Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated

Product Folder Links: *ADC34J22 ADC34J23 ADC34J24 ADC34J25*



## **Typical Characteristics: ADC34J22 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Typical Characteristics: ADC34J22 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and 32k-point FFT, unless otherwise noted.



40 Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated

Product Folder Links: *ADC34J22 ADC34J23 ADC34J24 ADC34J25*



## **Typical Characteristics: ADC34J22 (continued)**

Typical values are at  $T_A$  = 25°C, ADC sampling rate = 50 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and  $32k$ -point FFT, unless otherwise noted.





## **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

# **7.19 Typical Characteristics: Common Plots**

Typical values are at  $T_A = 25^{\circ}$ C, ADC sampling rate = 160 MSPS, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input,  $2-V_{PP}$  full-scale, and  $32k$ -point FFT, unless otherwise noted.



42 Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated

Product Folder Links: *ADC34J22 ADC34J23 ADC34J24 ADC34J25*



#### **7.20 Typical Characteristics: Contour Plots**

Typical values are at  $T_A = 25^{\circ}$ C, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, and 32k-point FFT, unless otherwise noted.



**Figure 139. Spurious-Free Dynamic Range (SFDR) for 0-dB Gain**



**Figure 140. Spurious-Free Dynamic Range (SFDR) for 6-dB Gain**

SBAS669A-MAY 2014-REVISED JANUARY 2015

## **Typical Characteristics: Contour Plots (continued)**

Typical values are at  $T_A$  = 25°C, 50% clock duty cycle, AVDD = DVDD = 1.8 V, -1-dBFS differential input, 2-V<sub>PP</sub> full-scale, and 32k-point FFT, unless otherwise noted.



**Figure 141. Signal-to-Noise Ratio (SNR) for 0-dB Gain**







# **8 Parameter Measurement Information**

## **8.1 Timing Diagrams**



(1) Overall latency = ADC latency +  $t_D$ .

(2)  $x = A$  for channel A and B for channel B.









## **Timing Diagrams (continued)**



**Figure 146. SYSREF Timing (Subclass 1)**



**Figure 147. SYNC~ Timing (Subclass 2)**



# **9 Detailed Description**

## **9.1 Overview**

The ADC34J2x are a high-linearity, ultra-low power, dual-channel, 12-bit, 50-MSPS to 160-MSPS, analog-todigital converter (ADC) family. The devices are designed specifically to support demanding, high input frequency signals with large dynamic range requirements. A clock input divider allows more flexibility for system clock architecture design while the SYSREF input enables complete system synchronization. The ADC34J2x family supports JESD204B interface in order to reduce the number of interface lines, thus allowing for high system integration density. The JESD204B interface is a serial interface, where the data of each ADC are serialized and output over only one differential pair. An internal phase-locked loop (PLL) multiplies the incoming ADC sampling clock by 20 to derive the bit clock, which is used to serialize the 12-bit data from each channel. The ADC34J2x devices support subclass 1 with interface data rates up to 3.2 Gbps.

# **9.2 Functional Block Diagram**



## **9.3 Feature Description**

#### **9.3.1 Analog Inputs**

The ADC34J2x analog signal inputs are designed to be driven differentially. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.5 V) and (VCM  $-$  0.5 V), resulting in a 2-V<sub>PP</sub> (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 450 MHz (50- $\Omega$  source driving 50- $\Omega$ termination between INP and INM).

## **9.3.2 Clock Input**

The device clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 1.4 V using internal 5-k $\Omega$  resistors. The self-bias clock inputs of the ADC34J2x can be driven by the transformercoupled, sine-wave clock source or by the ac-coupled, LVPECL and LVDS clock sources, as shown in Figure 148, Figure 149, and Figure 150. See Figure 151 for details regarding the internal clock buffer.



#### **Figure 148. Differential Sine-Wave Clock Driving Figure 149. LVDS Clock Driving Circuit Circuit**



**Figure 150. LVPECL Clock Driving Circuit**

Product Folder Links: *ADC34J22 ADC34J23 ADC34J24 ADC34J25*

**FXAS NSTRUMENTS** 





NOTE:  $C_{EQ}$  is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

#### **Figure 151. Internal Clock Buffer**

A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-µF capacitor, as shown in Figure 152. However, for best performance the clock inputs must be driven differentially, thereby reducing susceptibility to common-mode noise. For high input frequency sampling, TI recommends using a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.



**Figure 152. Single-Ended Clock Driving Circuit**

#### *9.3.2.1 SNR and Clock Jitter*

The signal-to-noise ratio of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter noise, as shown in Equation 1. Quantization noise is typically not noticeable in pipeline converters and is 74 dBFS for a 12-bit ADC.. Thermal noise limits SNR at low input frequencies while the clock jitter sets SNR for higher input frequencies.

$$
SNR_{ADC}[dBc] = -20 \cdot \log \sqrt{\left(10^{-\frac{SNR_{Quantization Noise}}{20}}\right)^2 + \left(10^{-\frac{SNR_{thermal Noise}}{20}}\right)^2 + \left(10^{-\frac{SNR_{jitter}}{20}}\right)^2}
$$
(1)

The SNR limitation resulting from sample clock jitter can be calculated with Equation 2:  $SNR_{\text{Jitter}}[dBc] = -20 \cdot \log(2\pi \cdot f_{\text{in}} \cdot T_{\text{Jitter}})$ 

The total clock jitter ( $T_{\text{Jitter}}$ ) has two components: the internal aperture jitter (200 fs for the device) which is set by the noise of the clock input buffer and the external clock.  $T_{\text{Jitter}}$  can be calculated with Equation 3:

$$
T_{Jitter} = \sqrt{(T_{Jitter,Ext.Clock\_Input})^2 + (T_{Aperture\_ADC})^2}
$$
\n(3)

Copyright © 2014–2015, Texas Instruments Incorporated **Submit Documentation Feedback** 49

(2)



External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input while a faster clock slew rate improves the ADC aperture jitter. The devices have a thermal noise of 73.5 dBFS and internal aperture jitter of 200 fs. The SNR, depending on the amount of external jitter for different input frequencies, is shown in Figure 153.



**Figure 153. SNR vs Frequency vs Jitter**

#### *9.3.2.2 Input Clock Divider*

The devices are equipped with an internal divider on the clock input. The divider allows operation with a faster input clock, thus simplifying the system clock distribution design. The clock divider can be bypassed (divide-by-1) for operation with a 160-MHz clock while the divide-by-2 option supports a maximum input clock of 320 MHz and the divide-by-4 option supports a maximum input clock frequency of 640 MHz.

#### **9.3.3 Power-Down Control**

The power-down functions of the ADC34J2x can be controlled either through the parallel control pin (PDN) or through an SPI register setting (see Figure 181, register 15h). The PDN pin can also be configured via SPI to a global power-down or standby functionality.



#### **Table 3. Power-Down Modes**



#### **9.3.4 Internal Dither Algorithm**

The ADC34J2x uses an internal dither algorithm to achieve high SFDR and a clean spectrum. However, the dither algorithm marginally degrades SNR, creating a trade-off between SNR and SFDR. If desired, the dither algorithm can be turned off by using the DIS DITH CHx registers bits. Figure 154 and Figure 155 show the effect of using dither algorithms.



#### **9.3.5 JESD204B Interface**

The ADC34J2x support device subclass 0, 1, and 2 with a maximum output data rate of 3.2 Gbps for each serial transmitter, as shown in Figure 156. The data of each ADC are serialized by 20x using an internal PLL and then transmitted out on one differential pair each. An external SYSREF (subclass 1) or SYNC (subclass 2) signal is used to align all internal clock phases and the local multiframe clock to a specific sampling clock edge. This process allows synchronization of multiple devices in a system and minimizes timing and alignment uncertainty.





**STRUMENTS** 

**FXAS** 

www.ti.com

The JESD204B transmitter block consists of the transport layer, the data scrambler, and the link layer, as shown in Figure 157. The transport layer maps the ADC output data into the selected JESD204B frame data format and determines if the ADC output data or test patterns are transmitted. The link layer performs the 8b or 10b data encoding and the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.



**Figure 157. JESD204B Block**

## *9.3.5.1 JESD204B Initial Lane Alignment (ILA)*

The initial lane alignment process is started by the receiving device by asserting the SYNC signal. When a logic high is detected on the SYNC input pins, the ADC34J2x starts transmitting comma (K28.5) characters to establish code group synchronization. When synchronization is complete, the receiving device de-asserts the SYNC signal and the ADC34J2x starts the initial lane alignment sequence with the next local multiframe clock boundary. The ADC34J2x transmits four multiframes, each containing K frames (K is SPI programmable). Each multiframe contains the frame start and end symbols; the second multiframe also contains the JESD204 link configuration data.

#### *9.3.5.2 JESD204B Test Patterns*

There are three different test patterns available in the transport layer of the JESD204B interface. The ADC34J2x supports a clock output, an encoded, and a PRBS  $(2^{15} - 1)$  pattern. These patterns can be enabled via SPI register writes and are located in address 2Ah (bits 7:6).

## *9.3.5.3 JESD204B Frame Assembly*

The JESD204B standard defines the following parameters:

- $\cdot$  L is the number of lanes per link,
- M is the number of converters per device,
- F is the number of octets per frame clock period, and
- S is the number of samples per frame.

Table 4 lists the available JESD204B format and valid range for the ADC34J2x. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

	М		<b>MINIMUM ADC</b> <b>SAMPLING RATE</b> (MSPS)	<b>MAXIMUM</b> $f_{\rm SERDES}$ (Mbps)	<b>MAXIMUM ADC</b> <b>SAMPLING RATE</b> (Msps)	<b>MAXIMUM</b> <sup>I</sup> f <sub>SERDES</sub> (GSPS)	<b>MODE</b>
				300	160	3.2	20x (default)
⌒				400	80	3.2	40x

**Table 4. LMFS Values and Interface Rate**



The detailed frame assembly for quad-channel mode is shown in Figure 158. The frame assembly configuration can be changed from 20x (default) to 40x by setting the registers listed in Table 5.



## **Figure 158. JESD Frame Assembly**

## **Table 5. Configuring 40x Mode**



SBAS669A-MAY 2014-REVISED JANUARY 2015

#### *9.3.5.4 Digital Outputs*

The ADC34J2x JESD204B transmitter uses differential CML output drivers. The CML output current is programmable from 5 mA to 20 mA using SPI register settings. The output driver expects to drive a differential  $100 - \Omega$  load impedance and the termination resistors should be placed as close to the receiver inputs as possible to avoid unwanted reflections and signal distortion. Because the JESD204B employs 8b, 10b encoding, the output data stream is dc-balanced and ac-coupling can be used to avoid the need to match up common-mode voltages between the transmitter and receivers. The termination resistors should be connected to the termination voltage as shown in Figure 159.



**Figure 159. CML Output Connections**

Figure 160 shows the data eye measurements of the device JESD204B transmitter against the JESD204B transmitter mask at 3.125 Gbps (156.25 MSPS, 20x mode), respectively.





## **9.4 Device Functional Modes**

#### **9.4.1 Digital Gain**

The input full-scale amplitude can be selected between 1  $V_{PP}$  to 2  $V_{PP}$  (default is 2  $V_{PP}$ ) by choosing the appropriate digital gain setting via an SPI register write. Digital gain provides an option to trade-off SNR for SFDR performance. A larger input full-scale increases SNR performance (2  $V_{PP}$  is recommended for maximum SNR) while reduced input swing typically results in better SFDR performance. Table 6 lists the available digital gain settings.

<b>DIGITAL GAIN (dB)</b>	<b>MAX INPUT VOLTAGE (V<sub>PP</sub>)</b>
$\mathbf 0$	2.0
0.5	1.89
	1.78
1.5	1.68
$\overline{2}$	1.59
2.5	1.50
3	1.42
3.5	1.34
4	1.26
4.5	1.19
5	1.12
5.5	1.06
6	1.00

**Table 6. Digital Gain vs Full-Scale Amplitude**

#### **9.4.2 Overrange Indication**

The ADC34J2x provides two different overrange indications. The normal OVR (default) is triggered if the final 14 bit data output exceeds the maximum code value. The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after just nine clock cycles, thus enabling a quicker reaction to an overrange event. By default, the normal overrange indication is output on the OVRx pins (where x is A, B, C, or D). The fast OVR indication can be presented on the overrange pins instead by using the SPI register map.

## **9.5 Programming**

The ADS34Jxx can be configured using a serial programming interface, as described in this section.

#### **9.5.1 Serial Interface**

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data), and SDOUT (serial interface data output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data SDATA are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 24th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 20 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.

# **STRUMENTS**

www.ti.com

## **Programming (continued)**

#### *9.5.1.1 Register Initialization*

After power-up, the internal registers must be initialized to their default values through a **hardware reset** by applying a high pulse on the RESET pin (of durations greater than 10 ns), as shown in Figure 161. If required, the serial interface registers can be cleared during operation either:

- 1. Through a hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

#### **9.5.1.1.1 Serial Register Write**

The device internal register can be programmed with these steps:

- 1. Drive the SEN pin low,
- 2. Set the R/W bit to 0 (bit A15 of the 16-bit address),
- 3. Set bit A14 in the address field to 1,
- 4. Initiate a serial interface cycle by specifying the address of the register (A13 to A0) whose content must be written, and
- 5. Write the 8-bit data that are latched in on the SCLK rising edge.

Figure 161 and Table 7 show the timing requirements for the serial register write operation.



## **Figure 161. Serial Register Write Timing Diagram**



**Table 7. Serial Interface Timing(1)**

(1) Typical values are at 25°C, full temperature range is from  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , and AVDD = DVDD = 1.8 V, unless otherwise noted.



#### **9.5.1.1.2 Serial Register Readout**

The device includes a mode where the contents of the internal registers can be read back using the SDOUT pin. This readback mode may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. Given below is the procedure to read contents of serial registers:

- 1. Drive the SEN pin low.
- 2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers.
- 3. Set bit A14 in the address field to 1.
- 4. Initiate a serial interface cycle specifying the address of the register (A13 to A0) whose content must be read.
- 5. The device outputs the contents (D7 to D0) of the selected register on the SDOUT pin.
- 6. The external controller can latch the contents at the SCLK rising edge.
- 7. To enable register writes, reset the R/W register bit to 0.

When READOUT is disabled, the SDOUT pin is in a high-impedance mode. If serial readout is not used, the SDOUT pin must float. Figure 162 shows a timing diagram of the serial register read operation. Data appear on the SDOUT pin at the SCLK falling edge with an approximate delay (t<sub>SD DELAY</sub>) of 20 ns, as shown in Figure 163.





**Figure 163. SDOUT Timing Diagram**

#### **9.5.2 Register Initialization**

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in Figure 164 and Table 8.







#### **Table 8. Power-Up Timing**

If required, the serial interface registers can be cleared during operation either:

- 1. Through hardware reset, or
- 2. By applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 06h) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

#### **9.5.3 Start-Up Sequence**

After power-up, the sequence described in Table 9 can be used to set up the ADC34J2x for basic operation.



#### **Table 9. Start-Up Settings**



## **9.6 Register Map**



Copyright © 2014–2015, Texas Instruments Incorporated **Submit Documentation Feedback** 59

**ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A – MAY 2014 – REVISED JANUARY 2015

Product Folder Links: *ADC34J22 ADC34J23 ADC34J24 ADC34J25*



#### **ADC34J22 ADC34J23 ADC34J24 ADC34J25** SBAS669A - MAY 2014 - REVISED JANUARY 2015

#### **Register Map (continued)**



#### **Table 10. Serial Register Map (continued)**

Product Folder Links: *ADC34J22 ADC34J23 ADC34J24 ADC34J25*

60 Submit Documentation Feedback **Copyright Consumers Incorporated** Copyright © 2014-2015, Texas Instruments Incorporated



#### **9.6.1 Serial Register Description**

#### **Figure 165. Register 01h**



**Table 11. Register 01h Description**



## **Figure 166. Register 02h**



## **Table 12. Register 02h Description**



## **Figure 167. Register 03h**



## **Table 13. Register 03h Description**



## **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

www.ti.com

#### **Figure 168. Register 04h**



## **Table 14. Register 04h Description**



## **Figure 169. Register 05h**



## **Table 15. Register 05h Description**



#### **Figure 170. Register 06h**



## **Table 16. Register 06h Description**





#### **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Figure 171. Register 07h**



## **Table 17. Register 07h Description**



## **Figure 172. Register 08h**



## **Table 18. Register 08h Description**



**ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

**NSTRUMENTS** 

Texas

www.ti.com

## **Figure 173. Register 09h**



#### **Table 19. Register 09h Description**



## **Figure 174. Register 0Ah**



## **Table 20. Register 0Ah Description**



64 Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated



SBAS669A-MAY 2014-REVISED JANUARY 2015

**Figure 175. Register 0Bh**



## **Table 21. Register 0Bh Description**



SBAS669A-MAY 2014-REVISED JANUARY 2015

www.ti.com

## **Figure 176. Register 0Ch**



#### **Table 22. Register 0Ch Description**



## **Table 23. Channel Digital Gain**



# **Figure 177. Register 0Dh**



## **Table 24. Register 0Dh Description**



# **Figure 178. Register 0Eh**



## **Table 25. Register 0Eh Description**





## **Figure 179. Register 0Fh**



## **Table 26. Register 0Fh Description**



## **Figure 180. Register 13h**



## **Table 27. Register 13h Description**



#### **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

Texas **ISTRUMENTS** 

www.ti.com

# **Figure 181. Register 15h**



# **Table 28. Register 15h Description**



## **Figure 182. Register 27h**



#### **Table 29. Register 27h Description**



68 Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated



#### **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

# **Figure 183. Register 2Ah**



#### **Table 30. Register 2Ah Description**



## **Figure 184. Register 2Bh**



## **Table 31. Register 2Bh Description**



**EXAS** 

**STRUMENTS** 

## **Figure 185. Register 2Fh**



#### **Table 32. Register 2Fh Description**



## **Figure 186. Register 30h**



## **Table 33. Register 30h Description**



#### **Figure 187. Register 31h**



#### **Table 34. Register 31h Description**



## **Figure 188. Register 34h**



#### **Table 35. Register 34h Description**





#### **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

## **Figure 189. Register 3Ah**



#### **Table 36. Register 3Ah Description**



## **Figure 190. Register 3Bh**



#### **Table 37. Register 3Bh Description**



## **Table 38. PULSE DET MODES Register Settings**



## **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

**STRUMENTS** www.ti.com

XAS

## **Figure 191. Register 3Ch**



#### **Table 39. Register 3Ch Description**



#### **Figure 192. Register 122h**



#### **Table 40. Register 122h Description**



## **Figure 193. Register 134h**



## **Table 41. Register 134h Description**



The Submit Documentation Feedback<br>
The Copyright © 2014–2015, Texas Instruments Incorporated


#### **ADC34J22 ADC34J23 ADC34J24 ADC34J25**

SBAS669A-MAY 2014-REVISED JANUARY 2015

#### **Figure 194. Register 222h**



#### **Table 42. Register 222h Description**



#### **Figure 195. Register 234h**



#### **Table 43. Register 234h Description**



#### **Figure 196. Register 422h**



#### **Table 44. Register 422h Description**



**STRUMENTS** 

Texas

#### **Figure 197. Register 434h**



#### **Table 45. Register 434h Description**



#### **Figure 198. Register 522h**



#### **Table 46. Register 522h Description**



#### **Figure 199. Register 534h**



## **Table 47. Register 534h Description**



74 Submit Documentation Feedback Copyright © 2014-2015, Texas Instruments Incorporated



## **10 Application and Implementation**

### **10.1 Application Information**

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 250 MHz to achieve good phase and amplitude balances at ADC inputs. While designing the dc driving circuits, the ADC input impedance must be considered. Figure 200 and Figure 201 show the impedance  $(Z_{in} = R_{in} || C_{in})$  across the ADC input pins.



## **10.2 Typical Applications**

#### **10.2.1 Driving Circuit Design: Low Input Frequencies**



**Figure 202. Driving Circuit for Low Input Frequencies**

#### *10.2.1.1 Design Requirements*

For optimum performance, the analog inputs must be driven differentially. An optional  $5-\Omega$  to  $15-\Omega$  resistor in series with each input pin can be kept to damp out ringing caused by package parasitics. The drive circuit may have to be designed to minimize the impact of kick-back noise generated by sampling switches opening and closing inside the ADC, as well as ensuring low insertion loss over the desired frequency range and matched impedance to the source.

#### *10.2.1.2 Detailed Design Procedure*

A typical application using two back-to-back coupled transformers is illustrated in Figure 202. The circuit is optimized for low input frequencies. An external R-C-R filter using  $50-\Omega$  resistors and a 22-pF capacitor is used. With the series inductor (39 nH), this combination helps absorb the sampling glitches.

Copyright © 2014–2015, Texas Instruments Incorporated **Submit Documentation Feedback** 75

SBAS669A-MAY 2014-REVISED JANUARY 2015

www.ti.com

**NSTRUMENTS** 

Texas

## **Typical Applications (continued)**

## *10.2.1.3 Application Curve*

Figure 203 shows the performance obtained by using the circuit shown in Figure 202.





### **Typical Applications (continued)**

**10.2.2 Driving Circuit Design: Input Frequencies Between 100 MHz to 230 MHz**





#### *10.2.2.1 Design Requirements*

See the *Design Requirements* section for further details.

#### *10.2.2.2 Detailed Design Procedure*

When input frequencies are between 100 MHz to 230 MHz, an R-LC-R circuit can be used to optimize performance, as shown in Figure 204.

#### *10.2.2.3 Application Curve*

Figure 205 shows the performance obtained by using the circuit shown in Figure 204.



## **Typical Applications (continued)**

#### **10.2.3 Driving Circuit Design: Input Frequencies Greater than 230 MHz**



Figure 206. Driving Circuit for High Input Frequencies ( $f_{IN}$  > 230 MHz)

#### *10.2.3.1 Design Requirements*

See the *Design Requirements* section for further details.

#### *10.2.3.2 Detailed Design Procedure*

For high input frequencies (> 230 MHz), using the R-C-R or R-LC-R circuit does not show significant improvement in performance. However, a series resistance of 10  $\Omega$  can be used as shown in Figure 206.

#### *10.2.3.3 Application Curve*

Figure 207 shows the performance obtained by using the circuit shown in Figure 206.



## **11 Power-Supply Recommendations**

The device requires a 1.8-V nominal supply for AVDD and DVDD. There are no specific sequence power-supply requirements during device power-up. AVDD and DVDD can power up in any order.



# **12 Layout**

## **12.1 Layout Guidelines**

The ADC34J2x EVM layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in Figure 208. Some important points to remember while laying out the board are:

- 1. Analog inputs are located on opposite sides of the device pin out to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs should exit the pin out in opposite directions, as shown in the reference layout of Figure 208 as much as possible.
- 2. In the device pin out, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of Figure 208 as much as possible.
- 3. Digital outputs should be kept away from the analog inputs. When these digital outputs exit the pin out, the digital output traces should not be kept parallel to the analog input traces because this configuration may result in coupling from digital outputs to analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] should be matched in length to avoid skew among outputs.
- 4. At each power-supply pin (AVDD and DVDD), a 0.1-µF decoupling capacitor should be kept close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10-µF, 1-µF, and 0.1 µF capacitors can be kept close to the supply source.



## **12.2 Layout Example**

**Figure 208. Typical Layout of the ADC34J2x Board**

## **13 Device and Documentation Support**

### **13.1 Related Links**

Table 48 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.



#### **Table 48. Related Links**

## **13.2 Trademarks**

PowerPAD is a trademark of Texas Instruments, Inc. All other trademarks are the property of their respective owners.

#### **13.3 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more

susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **13.4 Glossary**

SLYZ022 - TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## **14 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGE OPTION ADDENDUM**

#### **PACKAGING INFORMATION**



<sup>(1)</sup> The marketing status values are defined as follows:<br>**ACTIVE:** Product device recommended for new designs.<br>**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.<br>PREVIEW: Device has been announced but is not in production. Sample

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Addendum-Page 1



#### **PACKAGE OPTION ADDENDUM**

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between<br>the die and leadframe. The componen **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and<br>continues to take reasona TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 2

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

## **TAPE AND REEL INFORMATION**





### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





**TEXAS**<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Feb-2015





# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.



#### RGZ (S-PVQFN-N48) PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







RGZ (S-PVQFN-N48)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: All linear dimensions are in millimeters. A.

- This drawing is subject to change without notice.  $B_{\rm{m}}$
- Publication IPC-7351 is recommended for alternate designs. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIís terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated