



## **General Description**

The MAX9727 quad audio line driver with 3V<sub>RMS</sub> output is ideal for portable audio devices where board space and cost is at a premium. The device uses Maxim's DirectDrive<sup>TM</sup> architecture that produces a ground-referenced output from a single supply, eliminating the need for large DC-blocking capacitors and saving cost, board space, and component height. A high 100dB PSRR and low 0.0005% THD+N ensures clean, low-distortion amplification of the audio signal. Each MAX9727 amplifier can provide 3V<sub>RMS</sub> to a 1k $\Omega$  load with less than 0.003% THD+N while operating from a single +5V supply. Each MAX9727 amplifier can provide 2V<sub>RMS</sub> to a 1k $\Omega$  load with less than 0.003% THD+N while operating from a single +3.3V supply.

A shutdown input disables the amplifiers and reduces quiescent current consumption to less than 100nA. The MAX9727 features Maxim's comprehensive click-and-pop suppression circuitry that reduces audible clicks and pops during startup and shutdown.

The MAX9727 operates from a single 2.7V to 5.5V supply, consumes only 3mA of supply current per channel, and is specified over the -40°C to +85°C extended temperature range.

## **Applications**

Set-Top Boxes


Consumer and
Professional Audio
Equipment

A/V Receivers

CD and DVD Players

Soundcards
Portable Audio
Devices

### Pin Configuration



### Features


- ♦ 2.7V to 5.5V Single-Supply Operation
- ♦ High 100dB PSRR
- ◆ 109dB Signal-to-Noise Ratio (SNR)
- ♦ Ground-Referenced Outputs
- ♦ No Audible Clicks or Pops at Power-Up/Down
- ♦ Differential Inputs
- ♦ 3V<sub>RMS</sub> into 1kΩ Load at 5V
- ♦ 2V<sub>RMS</sub> into 1kΩ Load at 3.3V
- **♦** 3mA Supply Current Per Channel
- ♦ Unity-Gain Stable
- **♦ 100nA Low-Power Shutdown Mode**
- ♦ CLOAD Drive > 220pF
- ♦ ±8kV HBM ESD-Protected Outputs

## **Ordering Information**

PART	TEMP RANGE PIN- PACKAGE		GAIN	
MAX9727EEP+	-40°C to +85°C	20 QSOP	Adjustable	

+Denotes lead-free package.

## Simplified Block Diagram



Maxim Integrated Products

### **ABSOLUTE MAXIMUM RATINGS**

VDD, PVDD to PGND       -0.3V to +6V         VSS, PVSS to PGND       -6V to +0.3V         IN_ to PGND       (VSS + 0.3V) to (PVDD - 0.3V)         OUT_ to PGND       (VSS - 0.3V) to (PVDD + 0.3V)	Continuous Power Dissipation (T <sub>A</sub> = +70°C) 20-Pin QSOP Single-Layer Board (derate 9.1mW/°C above +70°C)727mW 20-Pin QSOP Multilayer Board
SHDN to PGND	(derate 11mW/°C above +70°C)884mWOperating Temperature Range-40°C to +85°CJunction Temperature+150°CStorage Temperature Range-65°C to +150°CLead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=PV_{DD}=3.3V, PGND=0V, \overline{SHDN}=V_{DD}, V_{CM}=0V, C1=C2=1\mu F, R_{IN}=R_F=5k\Omega, R_L=\infty, T_A=T_{MIN} \ to \ T_{MAX}.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
GENERAL				•			•
Supply Voltage Range	V <sub>DD</sub>	Inferred from PSRR test		2.7		5.5	V
Quiescent Current	I <sub>DD</sub>	Current into V <sub>DD</sub> and PV <sub>DD</sub>			12	14	mA
Shutdown Current	IDD, SHDN	V <sub>SHDN</sub> = 0V			0.1	10	μΑ
AMPLIFIERS							
Input Offset Voltage	Vos				±0.5	±5	mV
Input Bias Current	I <sub>BIAS</sub>				1000		nA
Input Offset Current	los				500		nA
Open-Loop Gain	Ay	$V_{OUT} = -3V \text{ to } -$	$+3V$ , $R_L = 1k\Omega$		82		dB
	CMR	$V_{DD} = 2.7V$	-1.6		+1.6	V	
Input Common-Mode Voltage Range		$V_{DD} = 3V$		-2.3			+2.3
		$V_{DD} = 5V$		-3.5			+3.5
Common-Mode Rejection Ratio	CMRR	$V_{DD} = 2.7V, V_{CM} = \pm 1.6V$		80	100		
		$V_{DD} = 3V, V_{CM} = \pm 1.9V$		80	100		dB
		$V_{DD} = 5V, V_{CM} = \pm 3.5V$		80	100		
	PSRR	$V_{DD} = PV_{DD} = 2.7V$ to 5.5V		80	100		
Power-Supply Rejection Ratio		$f = 1kHz$ , $V_{DD} = PV_{DD} = 5V + 100mV_{P-P}$ ripple			60		dB
Output Voltage		$R_L = 1k\Omega$ , $V_{DD} = 3.3V$ , $THD+N = 1\%$		1.6	2.0		V <sub>RMS</sub>
		$R_L = 1k\Omega$ , $V_{DD} = 5V$ , $THD+N = 1\%$		2.0	3.0		
Output Voltage Swing	Vout	$R_L = 1k\Omega,$ $V_{DD} = 3.3V$	Positive	2.6	3.0		
			Negative	-2.6	-3.0		V
		$R_L = 1k\Omega$ ,	Positive	3.5	4.2		
		$V_{DD} = 5V$	Negative	-3.5	-4.1		7
Outrout Chart Circuit Curre		Sinking			40		να Λ
Output Short-Circuit Current	Isc	Sourcing		5			mA

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=PV_{DD}=3.3V,\ PGND=0V,\ \overline{SHDN}=V_{DD},\ V_{CM}=0V,\ C1=C2=1\mu F,\ R_{IN}=R_F=5k\Omega,\ R_L=\infty,\ T_A=T_{MIN}\ to\ T_{MAX}.$  Typical values are at  $T_A=+25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
	THD+N	$V_{OUT}$ = 1.6 $V_{RMS}$ , BW = 22Hz to 22kHz, f = 1kHz, unweighted, $R_L$ = 10k $\Omega$			0.0005			
Total Harmonic Distortion Plus Noise		$V_{OUT}$ = 2 $V_{RMS}$ , BW = 22Hz to 22kHz, f = 1kHz, unweighted, R <sub>L</sub> = 10k $\Omega$		0.0006		%		
		$V_{OUT} = 1.6 V_{RMS}$ , BW = 22Hz to 22kHz, f = 1kHz, unweighted, $R_L = 1 k\Omega$		0.003				
	SNR	$V_{OUT} = 1.6V_{RMS}$ , $R_L = 1k\Omega$	22Hz to 22kHz		109			
Signal-to-Noise Ratio			A-weighted		113.6		4D	
		$V_{OUT} = 2V_{RMS}$	22Hz to 22kHz		111		dB	
		$R_L = 1k\Omega$	A-weighted		115.5			
Click-and-Pop Level	K <sub>CP</sub>	Peak voltage, A-weighted, 32 samples/s (Notes 2, 3)	Into shutdown		-62.2		dBV	
Click-and-Pop Level			Out of shutdown		-54.3		ubv	
Slew Rate		$R_L = 1k\Omega$ , $C_L = 100pF$			0.9		V/µs	
Turn-On Time	ton				90		μs	
Turn-Off Time	toff				1		μs	
Capacitive Drive	CL	No sustained oscillations	;		220		рF	
Crosstalk		f = 10kHz			-70		dB	
Large-Signal Open-Loop Gain	Avol	V <sub>OUT</sub> = 2V <sub>RMS</sub>			82		dB	
Small-Signal Open-Loop Gain	Avos	V <sub>OUT</sub> = 100mV <sub>RMS</sub>			95		dB	
Gain Bandwidth	GBW				3		MHz	
Charge-Pump Switching Frequency	fosc			150	300	450	kHz	
Charge-Pump Output Impedance		Measured at PVss			20		Ω	
ESD Protection	ESD	HBM			±8		kV	
DIGITAL INPUTS (SHDN)								
Input-Voltage High	VIH			2.0			V	
Input-Voltage Low	V <sub>IL</sub>					0.8	V	
Input Leakage Current	ILEAK					±1	μΑ	


Note 1: All devices are 100% tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.


Note 2: Inputs AC-coupled to PGND.


Note 3: Click-and-pop testing performed with a  $1k\Omega$  resistive load connected to ground. Mode transitions are controlled by  $\overline{SHDN}$ . KCP level is calculated as  $20log[(peak \ voltage \ during \ mode \ transition, \ no \ input \ signal)/1V<sub>RMS</sub>]. Units are expressed in dBV.$ 


## **Typical Operating Characteristics**


 $(V_{DD} = PV_{DD} = 3.3V, V_{CM} = 0V, R_{IN} = R_F = 5k\Omega$ , THD+N measurement bandwidth = 22Hz to 22kHz,  $T_A = +25^{\circ}C$ , unless otherwise noted.)
























/VI/XI/VI


## Typical Operating Characteristics (continued)


 $(V_{DD} = PV_{DD} = 3.3V, V_{CM} = 0V, R_{IN} = R_F = 5k\Omega, THD+N$  measurement bandwidth = 22Hz to 22kHz,  $T_A = +25^{\circ}C$ , unless otherwise noted.)




## Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = 3.3V, V_{CM} = 0V, R_{IN} = R_F = 5k\Omega$ , THD+N measurement bandwidth = 22Hz to 22kHz,  $T_A = +25^{\circ}C$ , unless otherwise noted.)








## Typical Operating Characteristics (continued)

 $(V_{DD} = PV_{DD} = 3.3V, V_{CM} = 0V, R_{IN} = R_F = 5k\Omega, THD+N$  measurement bandwidth = 22Hz to 22kHz,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



## **Pin Description**

PIN	NAME	FUNCTION			
1	OUTA	Output A			
2	INA-	Inverting Input A			
3	INA+	Noninverting Input A			
4	$V_{DD}$	Analog Positive Supply. Bypass with a 0.1µF capacitor to PGND.			
5	INB+	Noninverting Input B			
6	INB-	Inverting Input B			
7	OUTB	Output B			
8	SHDN	Active-Low Shutdown Input. Connect SHDN to V <sub>DD</sub> for normal operation.			
9	PV <sub>DD</sub>	Charge-Pump Positive Supply. Bypass with a 1µF capacitor to PGND.			
10	C1P	Charge-Pump Flying Capacitor Positive Terminal. Connect a 1µF capacitor between C1P and C1N.			
11	PGND	Power Ground			
12	C1N	Charge-Pump Flying Capacitor Negative Terminal. Connect a 1µF capacitor between C1P and C1N.			
13	PVss	Charge-Pump Negative Supply. Bypass with a 1µF capacitor to PGND.			
14	OUTC	Output C			
15	INC-	Inverting Input C			
16	INC+	Noninverting Input C			
17	$V_{SS}$	Amplifier Negative Rail. Connect to PVSS.			
18	IND+	Noninverting Input D			
19	IND-	Inverting Input D			
20	OUTD	Output D			

## **Detailed Description**

The MAX9727 is a quad audio line driver with an output of  $3V_{RMS}$  from a single +5V supply and  $2V_{RMS}$  from a single +3.3V supply. The device employs Maxim's DirectDrive architecture that produces a ground-referenced output from a single supply, eliminating the need for large DC-blocking capacitors. An internal charge pump creates an internal negative supply voltage. This allows the amplifier outputs of the MAX9727 to be biased at GND, almost doubling dynamic range while operating from a single supply.

An active-low shutdown input disables the amplifiers and reduces quiescent current consumption to less than 100nA.

The MAX9727 also features click-and-pop suppression circuitry that reduces audible clicks and pops during startup and shutdown.

#### **DirectDrive**

Maxim's DirectDrive architecture uses a charge pump to create an internal negative supply voltage, allowing the MAX9727 outputs to be biased about ground. This allows for a symmetrical output biased around 0V. The MAX9727's charge pump requires two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the amplifiers. See the Charge-Pump Output Voltage vs. Output Current graphs in the *Typical Operating Characteristics* for details of the possible capacitor sizes. There is a low DC voltage on the amplifier outputs due to amplifier offset. However, the offsets of the MAX9727 are typically  $500\mu V$ , which, when combined with a  $1k\Omega$  load, results in less than 500nA of DC current flow to the line-in device.

### Charge Pump

The MAX9727 features a low-noise charge pump. The 300kHz switching frequency is well beyond the audio range and does not interfere with audio signals. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. The di/dt noise caused by the parasitic bond wire and trace inductance is minimized by limiting the




Figure 1. Conventional Driver Output Waveform vs. MAX9727 Output Waveform

switching speed of the charge pump. Although not typically required, additional high-frequency noise attenuation can be achieved by increasing the value of C2 (see the Functional Diagram/Typical Operating Circuit).

#### Shutdown Mode

The MAX9727 features a low-power shutdown mode that reduces quiescent current consumption to less than  $0.1\mu A$  and extends battery life for portable applications. Drive  $\overline{SHDN}$  low to disable the amplifiers and the charge pump. In shutdown mode, each amplifier's output resistance is high impedance to small signals. The resulting output resistance seen by the load is determined by the series combination of the amplifier's external gain-setting resistors in parallel with the amplifier's shutdown output resistance.

### **Click-and-Pop Suppression**

In conventional single-supply audio amplifiers, the output-coupling capacitor contributes significantly to audible clicks and pops. Upon startup, the amplifier charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, on shutdown, the capacitor is discharged. This results in a DC shift across the capacitor, which appears as an audible transient at the speaker connected to the output of the power amplifier of the audio system. Since the MAX9727 does not require output-coupling capacitors, this problem does not arise. Additionally, the MAX9727 features extensive click-and-pop suppression that eliminates any audible transient sources internal to the device.

In some applications, the output of the device driving the MAX9727 may have a DC bias. At startup, the input-coupling capacitor is charged to the input device's DC-bias voltage through the input and feedback resistors of the MAX9727, resulting in a DC shift across the capacitor and an audible click/pop. Delay the rise of  $\overline{\text{SHDN}}$  4 to 5 time constants based on R<sub>IN</sub> and C<sub>IN</sub> (4 x R<sub>IN</sub> x C<sub>IN</sub>), relative to the startup of the input device, to eliminate clicks-and-pops caused by the input filter.

## **Applications Information**

### **Amplifier Configurations**

The MAX9727 works in many standard op-amp configurations such as inverting, noninverting, voltage follower, summing, difference, active filters, and many others. No special design considerations are required. The DirectDrive architecture of the MAX9727 simplifies many circuits due to the ground-referenced outputs.

### **Differential Input Configuration**

Figure 2 shows a single channel of the MAX9727 configured as a differential input amplifier. A differential input offers improved noise immunity over a single-ended input. In systems that include high-speed digital circuitry, high-frequency noise can couple into the amplifier's input traces. The signals appear at the amplifier's inputs as common-mode noise. A differential input amplifier amplifies the difference of the two inputs, and signals common to both inputs are subtracted out. When configured for differential inputs, the voltage gain of the MAX9727 is set by:

$$A_V = \frac{R_{F1}}{R_{IN1}}$$

where  $A_V$  is the desired voltage gain in V/V.  $R_{IN1}$  must be equal to  $R_{IN2}$ , and  $R_{F1}$  must be equal to  $R_{F2}$ .

The common-mode rejection ratio (CMRR) is limited by the external resistor-matching. Ideally, to achieve the highest possible CMRR the following condition should be met:

$$\frac{R_{F1}}{R_{IN1}} = \frac{R_{F2}}{R_{IN2}}$$




Figure 2. Differential Input Configuration

### **Inverting Amplifier Configuration**

Figure 3 shows a single channel of the MAX9727 configured as an inverting amplifier. External resistors RF and R<sub>IN</sub> set the voltage gain of the amplifier as follows:

$$A_V = - \frac{R_F}{R_{IN}}$$

where Av is the desired voltage gain in V/V.

RF can be either fixed or variable, allowing the use of a digitally controlled potentiometer to alter the gain under software control.

### Active Filter Configuration

When the MAX9727 is used as a line driver to provide outputs that feed audio equipment (notebooks, desktops, receivers, and set-top boxes) with a digital-to-analog converter (DAC) used as an audio input source, it is often desirable to eliminate any high-frequency quantization noise produced by the DAC output before it reaches the load. This high-frequency noise can cause the input stages of the line-in equipment to exceed slew-rate limitations or create excessive EMI emissions on the cables between devices.

In order to suppress this noise, and to provide a 2V<sub>RMS</sub> standard audio output level from a single 5V supply, the MAX9727 can be configured as an active lowpass filter. The *Functional Diagram/Typical Application Circuit* shows the MAX9727 connected as 2-pole

Rauch/Multiple Feedback filter with a passband gain of 6dB and a -3dB (below passband) cutoff frequency of approximately 27kHz (see Figure 4 for Gain vs. Frequency plot).

Input Filter

The input capacitor  $C_{IN}$ , in conjunction with  $R_{IN}$ , forms a highpass filter that removes the DC bias from an incoming signal. The AC-coupling capacitor allows the amplifier to bias the signal to an optimum DC level. Assuming zero-source impedance, the -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$

Setting f-3dB too high affects the low-frequency response of the amplifier. Use capacitors with dielectrics that have low-voltage coefficients, such as tantalum or aluminum electrolytic. Capacitors with high-voltage coefficients, such as ceramics, can increase distortion at low frequencies.

### Charge-Pump Capacitor Selection

Use capacitors with an ESR of less than  $100m\Omega$  for optimum performance. Low-ESR ceramic capacitors minimize the output resistance of the charge pump. For best performance over the extended temperature range, select capacitors with an X7R dielectric.




Figure 3. Inverting Amplifier Configuration




Figure 4. MAX9727 Active Filter Gain vs. Frequency

### Flying Capacitor (C1)

The value of the flying capacitor (C1) affects the load regulation and the output resistance of the charge pump. A C1 value that is too small degrades the device's ability to provide sufficient current drive, which leads to a loss of output voltage. Increasing the value of C1 improves the load regulation and reduces the charge-pump output resistance to an extent. See the Charge-Pump Output Voltage vs. Output Current graphs in the *Typical Operating Characteristics*. Above 2.2µF, the on-resistance of the switches and the ESR of C1 and C2 dominate.

### Hold Capacitor (C2)

The hold capacitor value and ESR directly affect the ripple at PVss. Increasing the value of C2 reduces the output ripple. Likewise, decreasing the ESR of C2 reduces both ripple and output resistance. Lower capacitance values can be used in systems with low maximum output voltage levels. See the Charge-Pump Output Voltage vs. Output Current graphs in the *Typical Operating Characteristics*. C2 should be greater than or equal to the value of C1.

### PV<sub>DD</sub> Bypass Capacitor (C3)

The PV<sub>DD</sub> bypass capacitor lowers the output impedance of the power supply and reduces the impact of the MAX9727's charge-pump switching transients. Bypass PV<sub>DD</sub> with C3 and place it physically close to PV<sub>DD</sub> and PGND. C3 should be greater than or equal to the value of C1.

### Supply Bypassing

Proper power-supply bypassing ensures low-noise, low-distortion performance. Connect a 1µF ceramic capacitor from V<sub>DD</sub> to PGND.

### **Layout and Grounding**

Good PC board layout is essential for optimizing performance. Use large traces for the power-supply inputs and amplifier outputs to minimize losses due to trace resistance. Good grounding improves audio performance, minimizes crosstalk between channels, and prevents any digital switching noise from coupling into the audio signal. Route PGND and all traces that carry switching transients away from traces and components in the audio signal path.

Place the charge-pump capacitors (C1 and C2) as close to the device as possible. Connect V<sub>SS</sub> and PV<sub>SS</sub> together at capacitor C2.


#### **Thermal-Overload Protection**

Thermal-overload protection limits the total power dissipation in the MAX9727. When the junction temperature exceeds +160°C, the thermal protection circuitry disables the amplifier output stages. The junction temperature must cool by 15°C before normal operation can continue.

**Chip Information** 


PROCESS: BiCMOS

## Functional Diagram/Typical Operating Circuit



## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.