

12-BIT, OCTAL, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER

-
-
-
-
-
-
-
- **Per-Channel Power Down: 2 µA (Max)** reference.
-
-
-
-
-
-
-
-
-

APPLICATIONS

-
- power-down mode. **Digital Gain and Offset Adjustment**
-
-
- **Industrial Process Control**

FEATURES DESCRIPTION

• **2.7-V to 5.5-V Single Supply** The DAC7558 is a 12-bit, octal-channel, voltage **12-Bit Linearity and Monotonicity 12-Bit Linearity and Conservational Conservation** and the exceptional linearity and monotonicity. Its proprietary architecture minimizes
 Rail-to-Rail Voltage Output
 Settling Time: 5 µs (Max)
 Settling Time: 5 µs (Max)
 Rail-to-Rail Voltage Output
 Settling Time: 5 µs (Max) • Settling Time: 5 µs (Max)

Ultralow Glitch Energy: 0.1 nVs **CHANNET CONCESS** operates from a single 2.7-V to 5.5-V DAC7558 operates from a single 2.7-V to 5.5-V Ultralow Crosstalk: -100 dB **Example 2018** Supply. The DAC7558 output amplifiers can drive a 2-kΩ, 200-pF load rail-to-rail with 5-µs settling time; **Low Power: 1.8 mA (Max)** the output range is set using an external voltage to the output range is set using an external voltage

Power-On Reset to Zero Scale and Mid Scale The 3-wire serial interface operates at clock rates up
SPI-Compatible Serial Interface: Up to 50 MHz to 50 MHz and is compatible with SPI, QSPI, to 50 MHz and is compatible with SPI, QSPI, Simultaneous or Sequential Update Microwire™, and DSP interface standards. The outputs of all DACs may be updated simultaneously **Asynchronous Clear**
or sequentially. The parts incorporate a
Binary and Twos-Complement Capability
power-on-reset circuit to ensure that the DAC outputs power-on-reset circuit to ensure that the DAC outputs **Daisy-Chain Operation power up to zero volts and remain there until a valid** write cycle to the device takes place. The parts 1.8-V to 5.5-V Logic Compatibility
contain a power-down feature that reduces the
Specified Temperature Range: -40°C to 105°C current consumption of the device to under 2 uA **Current consumption of the device to under 2 μA.**

Small, 5-mm x 5-mm, 32-Lead QFN Package The small size and low-power operation makes the DAC7558 ideally suited for battery-operated portable applications. The power consumption is typically 7.5 • **Portable Battery-Powered Instruments** mW at 5 V, 3.7 mW at 3 V, and reduces to 1 µW in

Programmable Voltage and Current Sources The DAC7558 is available in a 32-lead QFN package • **Programmable Attenuators** and is specified over –40°C to 105°C.

FUNCTIONAL BLOCK DIAGRAM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Æ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Microwire is a trademark of National Semiconductor Corp..

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at [www.ti.com.](http://www.ti.com)

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) $⁽¹⁾$ </sup>

(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $\rm V_{DD}$ = 2.7 V to 5.5 V, VREF = VDD, R $_{\rm L}$ = 2 kΩ to GND; C $_{\rm L}$ = 200 pF to GND; all specifications –40°C to 105°C, unless otherwise specified

(1) Linearity tested using a reduced code range of 30 to 4065; output unloaded.

(2) Specified by design and characterization, not production tested. For 1.8 V < IOV_{DD} < 2.7 V, it is recommended that V_{IH} = IOV_{DD} , V_{IL} = GND.

ELECTRICAL CHARACTERISTICS (Continued)

 $\rm V_{DD}$ = 2.7 V to 5.5 V, VREF = VDD, R $_{\rm L}$ = 2 kΩ to GND; C $_{\rm L}$ = 200 pF to GND; all specifications –40°C to 105°C, unless otherwise specified

(1) IOV_{DD} operates down to 1.8 V with slightly degraded timing, as long as V_{IH} = IOV_{DD} and V_{IL} = GND.

TIMING CHARACTERISTICS(1)(2)

 V_{DD} = 2.7 V to 5.5 V, R_L = 2 kΩ to GND; all specifications –40°C to 105°C, unless otherwise specified

(1) All input signals are specified with t_R = t_F = 1 ns (10% to 90% of V_{DD}) and timed from a voltage level of (V_{IL} + V_{IH})/2.
(2) See Serial Write Operation timing diagram Figure 1.

(3) Maximum SCLK frequency is 50 MHz at $V_{DD} = 2.7$ V to 5.5 V.

Figure 1. Serial Write Operation

PIN DESCRIPTION

Terminal Functions

PIN DESCRIPTION (continued)

Terminal Functions (continued)

(1) Thermal pad should be connected to AGND.

TYPICAL CHARACTERISTICS

3-Wire Serial Interface

The DAC7558 digital interface is a standard 3-wire SPI/QSPI/Microwire/DSP-compatible interface.

Table 1. Serial Interface Programming

THEORY OF OPERATION

The architecture of the DAC7558 consists of a string The output buffer amplifier is capable of generating DAC followed by an output buffer amplifier. Figure 43 rail-to-rail voltages on its output, which gives an shows a generalized block diagram of the DAC output range of 0 V to V_{DD}. It is capable of driving a architecture.
Ioad of 2 kΩ in parallel with up to 1000 pF to GND.

The input coding to the DAC7558 is unsigned binary, can be externally shorted together for simplicity.

Where D = decimal equivalent of the binary code that is typically 50 k Ω for each reference input pin. is loaded to the DAC register which can range from 0 to 4095.

RESISTOR STRING

The resistor string section is shown in Figure 44. It is
simply a string of resistors, each of value R. The
DAC7558 uses eight separate resistor strings. Each
VREFx input pin provides the external reference
voltage for tw 100 kΩ total resistance to ground, including a 50 kΩ divide-by-two resistor. Since each VREFx pin connects to two resistor strings, the resistance seen On power up, all internal registers are cleared and all by each VREFx pin is approximately 50 kΩ. The channels are updated with zero-scale voltages. Until
divide-by-two function provided by the resistor string valid data is written, all DAC outputs remain in this divide-by-two function provided by the resistor string is compensated by a gain-of-two amplifier state. This is particularly useful in applications where configuration. The voltage is tapped off by closing it is important to know the state of the DAC outputs configuration. The voltage is tapped off by closing it is important to know the state of the DAC outputs one of the switches connecting the string to the while the device is powering up. In order not to turn amplifier. Because it is a string of resistors, it is on ESD protection devices, V_{DD} should be applied monotonic. The DAC7558 architecture uses before any other pin is brought high. specified monotonic. The DAC7558 architecture uses

D/A SECTION OUTPUT BUFFER AMPLIFIERS

load of 2 kΩ in parallel with up to 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate is 1 V/µs with a half-scale settling time of 3 µs with the output unloaded.

DAC External Reference Input

Four separate reference pins are provided for eight DACs, providing maximum flexibility. VREF1 serves DAC A and DAC B, VREF2 serves DAC C and DAC **Figure 43. Typical DAC Architecture** D, VREF3 serves DAC E and DAC F, and VREF4 serves DAC G and DAC H. VREF1 through VREF4

which gives the ideal output voltage as:
V_{OUT} = V_{RFF} × D/4096 **It is recommended to use a buffered reference in the**
external circuit (e.g., REF3140). The input impedance external circuit (e.g., REF3140). The input impedance

Amplifier Sense Input

The DAC7558 contains eight amplifier feedback input pins, VFBA ... VFBH. For voltage output operation, VFBA ... VFBH must externally connect to VOUTA ... VOUTH respectively. For better DC accuracy, these connections should be made at load points. The VFBA ... VFBH pins are also useful for a variety of applications, including digitally controlled current sources. Each feedback input pin is internally **Figure 44. Typical Resistor String The Connected to the DAC amplifier's negative input** terminal through a 100-kΩ resistor; and, the amplifier's negative input terminal internally connects to ground through another 100-kΩ resistor (See

Power-On Reset

while the device is powering up. In order not to turn on ESD protection devices, V_{DD} should be applied

eight separate resistor strings to minimize During power up, all digital input pins should be set at channel-to-channel crosstalk.
channel-to-channel crosstalk. logic-low voltages. Shortly after power up, if RSTSEL pin is low, then all DAC outputs are at their zero-scale voltages. If RSTSEL pin is brought high, then all DAC outputs are at their mid-scale voltages.

Power Down

The DAC7558 has a flexible power-down capability registers, and therefore behaves like the Power-On
as described in Table 2 and Table 3. Individual Reset. The DAC7558 updates at the first rising edge
channels can be powere simultaneously. During a power-down condition, the If the RSTSEL pin is high, RST signal going low
user has flexibility to select the output impedance of resets all outputs to midscale. If the RSTSEL pin is user has flexibility to select the output impedance of resets all outputs to midscale. If the RSTSEL pin is each channel. If the PD pin is brought low, then all low. RST signal going low resets all outputs to channels can simultaneously be powered down, with zero-scale. the output at high impedance state (High-Z).

The DAC7558 has DB16 as a power-down flag. If this flag is set, then DB11 and DB10 select one of the DAC7558 can use unsigned binary (USB) or binary three power-down modes of the device as described twos complement (BTC) input data formats. Format

high, the device resumes its state before the power down condition.

DB19	DB18	DB17	OPERATING MODE
O	Ω		PWD Channel A-B
0	ŋ		PWD Channel A-C
ი			PWD Channel A-D
n			PWD Channel A-E
	n		PWD Channel A-F
	∩		PWD Channel A-G
			PWD Channel A-H
			PWD Channel A-H

Asynchronous Clear

brought low. The RST signal resets all internal

low, RST signal going low resets all outputs to

Input Data Format Selection

twos complement (BTC) input data formats. Format in Table 2. selection is done by the RSTSEL pin. If the RSTSEL is kept low, the 12-bit input data is assumed to have USB format, and any asynchronous clear operation generates zero-scale outputs. If the RSTSEL pin is kept high, the 12-bit input data is assumed to have BTC format and any asynchronous clear operation generates mid-scale outputs.

SERIAL INTERFACE

The DAC7558 can also be powered down using the

PD pin. When the PD pins is brought low, all

channels simultaneously power down and all outputs

become high impedance. When the PD pin is brought and DSP interface standard

24-Bit Word and Input Shift Register

The DAC7558 also has an option to power down

individual channels, or multiple channels

simultaneously selected by DB20. If DB20 = 0, then

the user can power down the selected individual

channels in [Table 1,](#page-17-0) consists o Table 3. DAC7558 Power-Down Modes for Multiple the first two bits (DB23 and DB22) should be set to **Channels** channels zero for DAC7558 to work. The DAC7558 does not respond to any other combination other than 00. DB21 and DB20 (LD1 and LD0) determine if the input register, DAC register, or both are updated with shift register input data. DB19, DB18, and DB17 (SEL2, SEL1, and SEL0) bits select the desired DAC(s).
DB16 is the power-down bit. If DB16 = 0, then it is a normal operation, if $DB16 = 1$, then DB11 and DB10 determine the power-down mode (Hi-Z, 1 kΩ, or 100 $k\Omega$). DB20 bit also gives the user the option of powering down either a single channel or multiple channels at the same time. See Power Down section for more details.

The **SYNC** input is a level-triggered input that acts as a frame-synchronization signal and chip enable. Data
The DAC7558 output is asynchronously set to can only be transferred into the device while SYNC is
zero-scale voltage immediately after the RST pin is low. To start the s taken low, observing the minimum SYNC-to-SCLK

falling-edge setup time, t4. After \overline{SYNC} goes low, edges are received (following a falling \overline{SYNC}), the serial data is shifted into the device's input shift data stream becomes complete, and SYNC can be register on the falling edges of SCLK for 24 clock brought high to update n devices simultaneously. pulses. Any data and clock pulses after the SDO operation is specified at a maximum SCLK twenty-fourth falling edge of SCLK are ignored. No speed of 10 MHz. further serial data transfer occurs until SYNC is taken
Daisy-chain operation is also possible between high and low again.
octal-channel DAC7558, dual-channel DAC7552, and

SYNC may be taken high after the falling edge of the single-channel DAC7551 devices. Dasy chaining twenty-fourth SCLK pulse, observing the minimum enables communication with any number of DAC

After the end of serial data transfer, data is
automatically transferred from the input shift register
to the input register of the selected DAC. If \overline{SYNC} is
taken high before the twenty-fourth falling edge of \overline{SYNC} registers are not updated.

When DCEN is low, the SDO pin is brought to a Hi-Z
state. The first 24 data bits that follow the falling edge
of SYNC are stored in the shift register. The rising
edge of SYNC that follows the 24th data bit updates
the DAC

In daisy-chain mode (DCEN = 1) the DAC7558 Level shifters at the input pins ensure that external logic requires a falling SCLK edge after the rising \overline{SYNC} in logic high voltages are translated to the internal logic requires a falling SCLK edge after the rising $\overline{\text{SYNC}}$, in logic high voltages are translated to the internal logic
order to initialize the serial interface for the next high voltage, with no additional power dissipatio order to initialize the serial interface for the next

When DCEN is high, data can continuously be shifted
into the shift register, enabling the daisy-chain
operation. The SDO pin becomes active and outputs
operation. The SDO pin becomes active and outputs SDIN data with 24 clock-cycle delay. A rising edge of SYNC loads the shift register data into the DAC(s). The loaded data consists of the last 24 data bits The DAC7558 uses precision thin-film resistors received into the shift register before the rising edge providing exceptional linearity and monotonicity. received into the shift register before the rising edge of SYNC.

If daisy-chain operation is not needed, DCEN should

permanently be tied to a logic-low voltage.

(+/-) 0.08 LSBs.

GLITCH ENERGY Daisy-Chain Operation

When the DCEN pin is brought high, daisy chaining is
enabled. Serial data output (SDO) pin is provided to
daisy-chain multiple DAC7558 devices in a system.
As long as SYNC is high or DCEN is low the SDO pin
is in a high-im high, SDO duplicates the SDIN signal with 24-cycle delay. To support multiple devices in a daisy-chain, SCLK and SYNC signals are shared across all The DAC7558 architecture is designed to minimize devices and SDO of one DAC7558 should be tied to channel-to-channel crosstalk. The voltage change in devices and SDO of one DAC7558 should be tied to channel-to-channel crosstalk. The voltage change in the SDIN of the next DAC7558. For *n* devices in such and channel does not affect the voltage output in the SDIN of the next DAC7558. For *n* devices in such one channel does not affect the voltage output in a daisy chain, 24*n* SCLK cycles are required to shift another channel. The DC crosstalk is in the order of a a daisy chain, 24n SCLK cycles are required to shift another channel. The DC crosstalk is in the order of a
the entire input data stream. After 24n SCLK falling few microvolts. AC crosstalk is also less than -100

SCLK Loop falling-edge to SYNC rising-edge time, t7. channels using a single serial interface. As long as the correct number of bits are shifted using a

IOVDD and Level Shifters

update.

update.

und a constant of the sternal logic high voltage (AVDD) to the external

INTEGRAL AND DIFFERENTIAL LINEARITY

Integral linearity error is typically within $(+/-)$ 0.35

CHANNEL-TO-CHANNEL CROSSTALK

few microvolts. AC crosstalk is also less than -100 dBs. This provides orders of magnitude improvement over certain competing architectures.

APPLICATION INFORMATION

Waveform Generation

Due to its exceptional linearity, low glitch, and low
crosstalk, the DAC7558 is well suited for waveform
generation (from DC to 10 kHz). The DAC7558 large-signal settling time is 5 us, supporting an Generating Industrial Voltage Ranges:

Generating ±5-V, ±10-V, and ± 12-V Outputs For Precision Industrial Control

Industrial control applications can require multiple feedback loops consisting of sensors, ADCs, MCUs, DACs, and actuators. Loop accuracy and loop speed are the two important parameters of such control loops.

Loop Accuracy:

In a control loop, the ADC has to be accurate. Offset, gain, and the integral linearity errors of the DAC are not factors in determining the accuracy of the loop. **Figure 45. Low-cost, Wide-swing Voltage** As long as a voltage exists in the transfer curve of a **Generator for Control Loop Applications** monotonic DAC, the loop can find it and settle to it. On the other hand, DAC resolution and differential
linearity do determine the loop accuracy, because The output voltage of the configuration is given by: each DAC step determines the minimum incremental change the loop can generate. A DNL error less than –1 LSB (non-monotonicity) can create loop instability. A DNL error greater than +1 LSB implies Fixed R1 and R2 resistors can be used to coarsely
unnecessarily large voltage steps and missed voltage set the gain required in the first term of the equation. unnecessarily large voltage steps and missed voltage set the gain required in the first term of the equation.
targets With high DNL errors, the loop looses its Once R2 and R1 set the gain to include some targets. With high DNL errors, the loop looses its Conce R2 and R1 set the gain to include some
stability resolution, and accuracy Offering 12-bit minimal over-range, four DAC7558 channels could be stability, resolution, and accuracy. Offering 12-bit minimal over-range, four DAC7558 channels could be
ensured monotonicity and + 0.08 LSB typical DNL used to precisely set the required offset voltages. ensured monotonicity and \pm 0.08 LSB typical DNL used to precisely set the required offset voltages.

error, 755X DACs are great choices for precision Residual errors are not an issue for loop accuracy error, 755X DACs are great choices for precision control loops. because offset and gain errors could be tolerated.

the ADC's conversion time, and the MCU's computation time are the two major factors that For ±5-V operation: R1=10 kΩ, R2 = 15 kΩ, V_{tail} = dominate the time constant of the loop. DAC settling 3.33 V, V_{RFF} = 4.096 V dominate the time constant of the loop. DAC settling time is rarely a dominant factor because ADC conversion times usually exceed DAC conversion For ±10-V operation: R1=10 kΩ, R2 = 39 kΩ, V_{tail} = times DAC offset gain and linearity errors can slow 2.56 V, V_{RFF} = 4.096 V times. DAC offset, gain, and linearity errors can slow the loop down only during the start-up. Once the loop For ±12-V operation: R1=10 kΩ, R2 = 49 kΩ, V_{tail} = reaches its steady-state operation, these errors do 2.45 V, V_{REF} = 4.096 V reaches its steady-state operation, these errors do not affect loop speed any further. Depending on the

ringing characteristics of the loop's transfer function, DAC glitches can also slow the loop down. With its 1 MSPS (small-signal) maximum data update rate,

update rate of 200 KSPS. However, the update rates

can exceed 1 MSPS if the waveform to be generated

consists of small voltage steps between consecutive

DAC updates. To obtain a high dynamic range,

REF3140 (4.096 V) or wide voltage swings required by the control loop.

$$
V_{OUT} = V_{REF} \left(\frac{R2}{R1} + 1\right) \frac{Din}{4096} - V_{tail} \frac{R2}{R1}
$$
 (1)

Four DAC7558 channels can provide the V_{tail} Loop Speed: voltages to minimize offset error, while the other four Many factors determine control loop speed. Typically, DAC7558 channels provide Vdac voltages to
the ADC's conversion time and the MCLI's generate four high-voltage outputs.

THERMAL PAD MECHANICAL DATA

RHB (S-PQFP-N32)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS

www.ti.com 1-Sep-2021

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com 1-Sep-2021

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

GENERIC PACKAGE VIEW

RHB 32 VQFN - 1 mm max height

5 x 5, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A

PACKAGE OUTLINE

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHB0032E VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale [\(https:www.ti.com/legal/termsofsale.html\)](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated