
















UJ4SC075006K4S



Part Number	Package	Marking
UJ4SC075006K4S	TO-247-4L	UJ4SC075006K4S







750V-5.9m Ω SiC FET

Rev. B, July 2021

Description

The UJ4SC075006K4S is a 750V, $5.9m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-247-4L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 5.9mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 440nC
- Low body diode V_{FSD}: 1.03V
- ◆ Low gate charge: Q_G = 164nC
- ◆ Threshold voltage V_{G(th)}: 4.7V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- TO-247-4L package for faster switching, clean gate waveforms

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
C 1	V_{GS}	DC	-20 to +20	V
Gate-source voltage		AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹	I _D	T _C < 125°C	120	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	588	Α
Single pulsed avalanche energy ³	E _{AS}	$L=15mH, I_{AS} = 6.5A$	316	mJ
Short circuit withstand time ⁴	t _{SC}	$V_{DS} = 400V, T_{J(START)} = 175^{\circ}C$	5	μs
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \leq 500V$	100	V/ns
Power dissipation	P _{tot}	T _C = 25°C	714	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J,T_STG		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	T _L		250	°C

- 1. Limited by bondwires
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$
- 4. Short circuit current is independent of the gate voltage $V_{\text{GS}} > 12V$

Thermal Characteristics

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.16	0.21	°C/W

Datasheet: UJ4SC075006K4S Rev. B, July 2021 2
















Typical Performance - Static

Parameter	Symbol	Test Conditions		Linita		
			Min	Тур	Max	Units
Drain-source breakdown voltage	BV _{DS}	$V_{GS}=0V, I_D=1mA$	750			V
		V _{DS} =750V, V _{GS} =0V, T _J =25°C		6	130	μΑ
Total drain leakage current	I _{DSS}	V _{DS} =750V, V _{GS} =0V, T _J =175°C		45		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		6	±20	μА
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =80A, T _J =25°C		5.9	7.4	
		V _{GS} =12V, I _D =80A, T _J =125°C		9.8		mΩ
		V _{GS} =12V, I _D =80A, T _J =175°C	12.9			
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_{D} =10mA	4	4.7	6	V
Gate resistance	R _G	f=1MHz, open drain		0.8	1.5	Ω

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		Linita		
Parameter			Min	Тур	Max	- Units
Diode continuous forward current ¹	I _S	T _C < 125°C			120	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			588	Α
Forward voltage	V_{FSD}	V _{GS} =0V, I _F =50A, T _J =25°C		1.03	1.16	V
1 of ward voltage	* F3D	V _{GS} =0V, I _F =50A, T _J =175°C		1.06		
Reverse recovery charge	Q _{rr}	V_R =400V, I_F =80A, V_{GS} =0V, R_{G_EXT} =5 Ω		440		nC
Reverse recovery time	t _{rr}	di/dt=2800A/μs, T _J =25°C		31		ns
Reverse recovery charge	Q _{rr}	V_R =400V, I_F =80A, V_{GS} =0V, R_{G_EXT} =5 Ω		525		nC
Reverse recovery time	t _{rr}	di/dt=2800A/μs, Τ _J =150°C		37		ns

Datasheet: UJ4SC075006K4S Rev. B, July 2021 3













Typical Performance - Dynamic

Parameter	Compelled I	Test Care Pitters	Value			
	Symbol	Test Conditions	Min	Тур	Max	Units
Input capacitance	C _{iss}	V _{DS} =400V, V _{GS} =0V — f=100kHz —		8374		
Output capacitance	C _{oss}			362		pF
Reverse transfer capacitance	C_{rss}			4		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 400V, V_{GS} =0V		475		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 400V, V_{GS} =0V		950		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		38		μЈ
Total gate charge	Q_{G}	- V _{DS} =400V, I _D =80A,		164		
Gate-drain charge	Q_{GD}	$V_{DS} = -0V \text{ to } 15V$		24		nC
Gate-source charge	Q_{GS}	VGS 0V to 13V		46		
Turn-on delay time	t _{d(on)}			37		- - ns
Rise time	t _r	Notes 5 and 6, V _{DS} =400V, I _D =80A, Gate		40		
Turn-off delay time	$t_{d(off)}$	Driver =0V to +15V, Turn-on $R_{G,EXT}$ =1.5 Ω ,		110		
Fall time	t _f			13		
Turn-on energy including R _S energy	E _{ON}	Turn-off $R_{G,EXT}$ =5 Ω , inductive Load, FWD:		514		
Turn-off energy including R _S energy	E _{OFF}	same device with $V_{GS} = 0V$ and $R_G = 5\Omega$, RC snubber: $R_S = 5\Omega$ and $C_S = 680$ pF, $T_1 = 25^{\circ}$ C		170		
Total switching energy	E _{TOTAL}			684		μJ
Snubber R _S energy during turn-on	E _{RS_ON}			9.6		-
Snubber R _S energy during turn-off	E _{RS_OFF}			50		
Turn-on delay time	t _{d(on)}			36		ns
Rise time	t _r	Notes 5 and 6,		44		
Turn-off delay time	t _{d(off)}	$V_{DS}\!=\!400V, I_{D}\!=\!80A, Gate$ $Driver=\!0V\ to +15V,$ $Turn-on\ R_{G,EXT}\!=\!1.5\Omega,$ $Turn-off\ R_{G,EXT}\!=\!5\Omega,$ inductive Load, FWD: same device with $V_{GS}=0V$ and $R_{G}=5\Omega, RC\ snubber:$ $R_{S}\!=\!5\Omega\ and\ C_{S}\!=\!680pF,$ $T_{J}\!=\!150^{\circ}C$		121		
Fall time	t _f			16		
Turn-on energy including R _S energy	E _{ON}			640		
Turn-off energy including R _S energy	E _{OFF}			189		1
Total switching energy	E _{TOTAL}			829		μJ
Snubber R _S energy during turn-on	E _{RS_ON}			9		1
Snubber R _S energy during turn-off	E _{RS_OFF}			51		-

^{5.} Measured with the switching test circuit in Figure 29.

^{6.} In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.

















Typical Performance Diagrams



350 300 Drain Current, I_D (A) 250 200 Vgs = 15V - Vgs = 10V 150 Vgs = 8V **-** Vgs = 7V 100 - Vgs = 6.5V 50 · Vgs = 6V 0 10 0 1 2 5 Drain-Source Voltage, V_{DS} (V)

Figure 1. Typical output characteristics at $T_J = -55$ °C, $tp < 250 \mu s$

Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250µs






Figure 3. Typical output characteristics at $T_1 = 175$ °C, $tp < 250 \mu s$

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 80A




















Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at I_D = 80A

Datasheet: UJ4SC075006K4S Rev. B, July 2021 6
















-4 -3 -2 -1 0 Drain-Source Voltage, $V_{DS}(V)$ Figure 9. 3rd quadrant characteristics at $T_J = -55^{\circ}C$




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$
















140 120 100 80 40 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_c (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating




Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 20. Clamped inductive switching energy vs. drain current at $V_{DS} = 500V$ and $T_J = 25^{\circ}C$

















120 $V_{GS} = 0V/15V, R_{G_0N} = 1.5\Omega,$ R_{G_OFF} =5 Ω , Device RC snubber: 100 $C_s = 680 \text{pF}, R_s = 5\Omega, \text{FWD: same}$ Snubber R_S Energy (µJ) device with $V_{GS} = 0V$, $R_G = 5\Omega$ 80 60 40 Rs_Etot Rs_Eon 20 Rs_Eoff 0 20 40 60 80 100 120 0 Drain Current, ID (A)

Figure 21. RC snubber energy loss vs. drain current at $V_{DS} = 400V$ and $T_J = 25^{\circ}C$

Figure 22. RC snubber energy losses vs. drain current at V_{DS} = 500V and T_J = 25°C






Figure 23. Clamped inductive switching energies vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 80A, and T_J = 25°C

Figure 24. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 80A, and T_I = 25°C



















100 $V_{GS} = 0V/15V, R_{G_ON} = 1.5\Omega,$ $R_{G_OFF} = 5\Omega$, Device RC snubber: 80 $R_S = 5\Omega$, FWD: same device Snubber R_S Energy (µJ) with $V_{GS} = 0V$, $R_G = 5\Omega$ 60 Rs_Etot 40 - Rs_Eon Rs_Eoff 20 0 0 500 1000 1500 Snubber Capacitance, C_S (pF)

Figure 25. Clamped inductive switching energies vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 80A, and $T_1 = 25$ °C

Figure 26. RC snubber energy losses vs. snubber capacitance C_S at V_{DS} = 400V, I_D = 80A, and T_J = 25°C






Figure 27. Clamped inductive switching energy vs. junction temperature at V_{DS} =400V and I_D = 80A

Figure 28. Clamped inductive switching energy vs. junction temperature at V_{DS} = 500V and I_D = 80A


















Figure 29. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 1Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.