## Features

- Low-Voltage and Standard-Voltage Operation
  - -2.7 (V<sub>CC</sub> = 2.7V to 5.5V)
  - -1.8 (V<sub>CC</sub> = 1.8V to 5.5V)
- Low-Power Devices (I<sub>SB</sub> = 2  $\mu$ A at 5.5V) Available
- Internally Organized 4096 x 8, 8192 x 8
- 2-Wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Clock Rate
- Write Protect Pin for Hardware Data Protection
- 32-Byte Page Write Mode (Partial Page Writes Allowed)
- Self-Timed Write Cycle (10 ms max)
- High Reliability
  - Endurance: 1 Million Write Cycles
  - Data Retention: 100 Years
- Automotive Grade and Extended Temperature Devices Available
- 8-Pin JEDEC PDIP, 8-Pin JEDEC SOIC, 8-Pin EIAJ SOIC, and 8-pin TSSOP Packages

## Description

The AT24C32/64 provides 32,768/65,536 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 4096/8192 words of 8 bits each. The device's cascadable feature allows up to 8 devices to share a common 2wire bus. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C32/64 is available in space saving 8-pin JEDEC PDIP, 8-pin JEDEC SOIC, 8-pin EIAJ SOIC, and 8-pin TSSOP (AT24C64) packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

## 2-Wire Serial EEPROM

32K (4096 x 8)


64K (8192 x 8)

## AT24C32 AT24C64


## **Pin Configurations**

| Pin Name | Function           |
|----------|--------------------|
| A0 - A2  | Address Inputs     |
| SDA      | Serial Data        |
| SCL      | Serial Clock Input |
| WP       | Write Protect      |


#### 8-Pin PDIP



8-Pin TSSOP



#### 8-Pin SOIC



Rev. 0336K-SEEPR-7/03






## **Absolute Maximum Ratings\***

| Operating Temperature55°C to +125°C                       |
|---|
| Storage Temperature                                       |
| Voltage on Any Pin<br>with Respect to Ground1.0V to +7.0V |
| Maximum Operating Voltage 6.25V                           |
| DC Output Current 5.0 mA                                  |

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Block Diagram**



**Pin Description** SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

**SERIAL DATA (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

**DEVICE/PAGE ADDRESSES (A2, A1, A0):** The A2, A1 and A0 pins are device address inputs that are hard wired or left not connected for hardware compatibility with AT24C16. When the pins are hardwired, as many as eight 32K/64K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). When the pins are not hardwired, the default  $A_2$ ,  $A_1$ , and  $A_0$  are zero.

**WRITE PROTECT (WP):** The write protect input, when tied to GND, allows normal write operations. When WP is tied high to  $V_{CC}$ , all write operations to the upper quandrant (8/16K bits) of memory are inhibited. If left unconnected, WP is internally pulled down to GND.

**Memory Organization** AT24C32/64, 32K/64K SERIAL EEPROM: The 32K/64K is internally organized as 256 pages of 32 bytes each. Random word addressing requires a 12/13 bit data word address.





## Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A$  = 25°C, f = 1.0 MHz,  $V_{CC}$  = +1.8V.

| Symbol           | Test Condition   | Мах | Units | Conditions     |
|------------------|--|-----|-------|----------------|
| C <sub>I/O</sub> | Input/Output Capacitance (SDA)   | 8   | pF    | $V_{I/O} = 0V$ |
| C <sub>IN</sub>  | Input Capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL) | 6   | pF    | $V_{IN} = 0V$  |

Note: 1. This parameter is characterized and is not 100% tested.

## **DC Characteristics**

Applicable over recommended operating range from:  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V,  $T_{AC} = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V (unless otherwise noted).

| Symbol           | Parameter                       | Test Condition                        |  | Min                   | Тур  | Max                   | Units |
|------------------|---------------------------------|---------------------------------------|--|-----------------------|------|-----------------------|-------|
| V <sub>CC1</sub> | Supply Voltage                  |                                       |  | 1.8                   |      | 5.5                   | V     |
| V <sub>CC2</sub> | Supply Voltage                  |                                       |  | 2.5                   |      | 5.5                   | V     |
| V <sub>CC3</sub> | Supply Voltage                  |                                       |  | 2.7                   |      | 5.5                   | V     |
| V <sub>CC4</sub> | Supply Voltage                  |                                       |  | 4.5                   |      | 5.5                   | V     |
| I <sub>CC1</sub> | Supply Current                  | $V_{CC} = 5.0V$                       | READ at 100 kHz  |                       | 0.4  | 1.0                   | mA    |
| I <sub>CC2</sub> | Supply Current                  | $V_{CC} = 5.0V$                       | WRITE at 100 kHz                                       |                       | 2.0  | 3.0                   | mA    |
|                  | Standby Current                 | V <sub>CC</sub> = 1.8V                |  |                       |      | 0.1                   | ∝A    |
| I <sub>SB1</sub> | (1.8V option)                   | V <sub>CC</sub> = 5.5V                | $V_{\rm IN} = V_{\rm CC} \text{ or } V_{\rm SS}$       |                       |      | 2.0                   |       |
| 1                | Standby Current                 | V <sub>CC</sub> = 2.5V                |  |                       |      | 0.5                   | ∝A    |
| I <sub>SB2</sub> | (2.5V option)                   | $V_{CC} = 5.5V$                       | $V_{\rm IN} = V_{\rm CC} \text{ or } V_{\rm SS}$       |                       |      | 2.0                   |       |
| I                | Standby Current                 | $V_{\rm CC} = 2.7 V$                  |  |                       |      | 0.5                   | ∝A    |
| I <sub>SB3</sub> | (2.7V option)                   | $V_{\rm CC} = 5.5 V$                  | - V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub> |                       |      | 2.0                   |       |
| I <sub>SB4</sub> | Standby Current<br>(5V option)  | V <sub>CC</sub> = 4.5 - 5.5V          | $V_{IN} = V_{CC} \text{ or } V_{SS}$                   |                       | 20   | 35                    | ∝A    |
| I <sub>LI</sub>  | Input Leakage<br>Current        | $V_{IN} = V_{CC} \text{ or } V_{SS}$  |  |                       | 0.10 | 3.0                   | ∝A    |
| I <sub>LO</sub>  | Output Leakage<br>Current       | $V_{OUT} = V_{CC} \text{ or } V_{SS}$ |  |                       | 0.05 | 3.0                   | ∝A    |
| V <sub>IL</sub>  | Input Low Level <sup>(1)</sup>  |                                       |  | -0.6                  |      | V <sub>CC</sub> x 0.3 | V     |
| V <sub>IH</sub>  | Input High Level <sup>(1)</sup> |                                       |  | V <sub>CC</sub> x 0.7 |      | V <sub>CC</sub> + 0.5 | V     |
| V <sub>OL2</sub> | Output Low Level                | V <sub>CC</sub> = 3.0V                | I <sub>OL</sub> = 2.1 mA                               |                       |      | 0.4                   | V     |
| V <sub>OL1</sub> | Output Low Level                | V <sub>CC</sub> = 1.8V                | I <sub>OL</sub> = 0.15 mA                              |                       |      | 0.2                   | V     |

Note: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.

4

## AT24C32/64

## **AC Characteristics**

Applicable over recommended operating range from  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = +1.8V$  to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

|                          |  | 1.8 | -volt | 2.7-, 2 | 2.5-volt | 5.0- | volt |                 |
|--------------------------|--|-----|-------|---------|----------|------|------|-----------------|
| Symbol                   | Parameter  | Min | Мах   | Min     | Max      | Min  | Max  | Units           |
| f <sub>SCL</sub>         | Clock Frequency, SCL   |     | 100   |         | 100      |      | 400  | kHz             |
| t <sub>LOW</sub>         | Clock Pulse Width Low  | 4.7 |       | 4.7     |          | 1.2  |      | ∝s              |
| t <sub>HIGH</sub>        | Clock Pulse Width High   | 4.0 |       | 4.0     |          | 0.6  |      | ∝s              |
| t <sub>l</sub>           | Noise Suppression Time <sup>(1)</sup>  |     | 100   |         | 100      |      | 50   | ns              |
| t <sub>AA</sub>          | Clock Low to Data Out Valid  | 0.1 | 4.5   | 0.1     | 4.5      | 0.1  | 0.9  | ∝s              |
| t <sub>BUF</sub>         | Time the bus must be free before a new transmission can start <sup>(1)</sup> | 4.7 |       | 4.7     |          | 1.2  |      | ∝s              |
| t <sub>HD.STA</sub>      | Start Hold Time  | 4.0 |       | 4.0     |          | 0.6  |      | ∝s              |
| t <sub>SU.STA</sub>      | Start Set-up Time  | 4.7 |       | 4.7     |          | 0.6  |      | ∝s              |
| t <sub>HD.DAT</sub>      | Data In Hold Time  | 0   |       | 0       |          | 0    |      | ∝s              |
| t <sub>SU.DAT</sub>      | Data In Set-up Time  | 200 |       | 200     |          | 100  |      | ns              |
| t <sub>R</sub>           | Inputs Rise Time <sup>(1)</sup>  |     | 1.0   |         | 1.0      |      | 0.3  | ∝s              |
| t <sub>F</sub>           | Inputs Fall Time <sup>(1)</sup>  |     | 300   |         | 300      |      | 300  | ns              |
| t <sub>SU.STO</sub>      | Stop Set-up Time   | 4.7 |       | 4.7     |          | 0.6  |      | ∝s              |
| t <sub>DH</sub>          | Data Out Hold Time   | 100 |       | 100     |          | 50   |      | ns              |
| t <sub>WR</sub>          | Write Cycle Time   |     | 20    |         | 10       |      | 10   | ms              |
| Endurance <sup>(1)</sup> | 5.0V, 25°C, Page Mode  | 1M  |       | 1M      |          | 1M   |      | Write<br>Cycles |

Note: 1. This parameter is characterized and is not 100% tested.





### **Device Operation**

**CLOCK and DATA TRANSITIONS:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (refer to Data Validity timing diagram). Data changes during SCL high periods will indicate a start or stop condition as defined below.

**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition timing diagram).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition timing diagram).


**ACKNOWLEDGE:** All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

**STANDBY MODE:** The AT24C32/64 features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal operations.


**MEMORY RESET:** After an interruption in protocol, power loss or system reset, any 2wire part can be reset by following these steps:

(a) Clock up to 9 cycles, (b) look for SDA high in each cycle while SCL is high and then (c) create a start condition as SDA is high.

## Bus Timing SCL: Serial Clock, SDA: Serial Data I/O



## Write Cycle Timing SCL: Serial Clock, SDA: Serial Data I/O




Note: 1. The write cycle time  $t_{WR}$  is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.







## **Data Validity**



## Start and Stop Definition



## Output Acknowledge



#### **Device Addressing**

The 32K/64K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 1). The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all 2-wire EEPROM devices.

The 32K/64K uses the three device address bits A2, A1, A0 to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the device will return to standby state.

**NOISE PROTECTION:** Special internal circuitry placed on the SDA and SCL pins prevent small noise spikes from activating the device. A low- $V_{CC}$  detector (5-volt option) resets the device to prevent data corruption in a noisy environment.

**DATA SECURITY:** The AT24C32/64 has a hardware data protection scheme that allows the user to write protect the upper quadrant (8/16K bits) of memory when the WP pin is at  $V_{CC}$ .

# **Write Operations** BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, t<sub>WR</sub>, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (refer to Figure 2).

PAGE WRITE: The 32K/64K EEPROM is capable of 32-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 31 more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (refer to Figure 3).

The data word address lower 5 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 32 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

**ACKNOWLEDGE POLLING:** Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.





## Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

**CURRENT ADDRESS READ:** The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page, to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (refer to Figure 4).

**RANDOM READ:** A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 5).

**SEQUENTIAL READ:** Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 6).

#### Figure 1. Device Address

| 1   | 0 | 1 | 0 | A <sub>2</sub> | $A_1$ | A <sub>0</sub> | R/W |
|-----|---|---|---|----------------|-------|----------------|-----|
| MSB |   |   |   |                |       |                | LSB |

#### Figure 2. Byte Write





Figure 3. Page Write



Note: 1. \* = DON'T CARE bits

2. **†** = DON'T CARE bits for the 32K





#### Figure 4. Current Address Read






Figure 5. Random Read








Figure 6. Sequential Read

## AT24C32 Ordering Information

| Ordering Code     | Package | Operation Range |
|-------------------|---------|-----------------|
| AT24C32-10PI-2.7  | 8P3     | Industrial      |
| AT24C32N-10SI-2.7 | 8S1     | (-40°C to 85°C) |
| AT24C32W-10SI-2.7 | 8S2     |                 |
| AT24C32-10PI-1.8  | 8P3     | Industrial      |
| AT24C32N-10SI-1.8 | 8S1     | (-40°C to 85°C) |
| AT24C32W-10SI-1.8 | 8S2     |                 |

Note: For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics tables.

| Package Type |   |  |
|--------------|---|--|
| 8P3          | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |
| 8S1          | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |
| 8S2          | 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)  |  |
| Options      |   |  |
| -2.7         | Low Voltage (2.7V to 5.5V)  |  |
| -1.8         | Low Voltage (1.8V to 5.5V)  |  |





## AT24C64 Ordering Information

| Ordering Code     | Package | Operation Range |
|-------------------|---------|-----------------|
| AT24C64-10PI-2.7  | 8P3     | Industrial      |
| AT24C64N-10SI-2.7 | 8S1     | (-40°C to 85°C) |
| AT24C64W-10SI-2.7 | 8S2     |                 |
| AT24C64-10TI-2.7  | 8A2     |                 |
| AT24C64-10PI-1.8  | 8P3     | Industrial      |
| AT24C64N-10SI-1.8 | 8S1     | (-40°C to 85°C) |
| AT24C64W-10SI-1.8 | 8S2     |                 |
| AT24C64-10TI-1.8  | 8A2     |                 |


Note: For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics tables.

|      | Package Type  |  |  |
|------|---|--|--|
| 8P3  | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)           |  |  |
| 8S1  | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) |  |  |
| 8S2  | 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC)  |  |  |
| 8A2  | 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP)    |  |  |
|      | Options   |  |  |
| -2.7 | Low Voltage (2.7V to 5.5V)  |  |  |
| -1.8 | Low Voltage (1.8V to 5.5V)  |  |  |

## 14 AT24C32/64

## **Packaging Information**


#### 8P3 – PDIP








#### 8S1 – JEDEC SOIC



## AT24C32/64


#### 8S2 - EIAJ SOIC







#### 8A2 – TSSOP





#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*e-mail* literature@atmel.com

Web Site http://www.atmel.com

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel<sup>®</sup> and combinations thereof, are the registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be the trademarks of others.

Printed on recycled paper.