RENESAS

HFA1145

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

330MHz, Low Power, Current Feedback Video Operational Amplifier with Output Disable

FN3955 Rev 5.00 July 15, 2015

DATASHEET

The HFA1145 is a high speed, low power current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 process.

This amplifier features a TTL/CMOS compatible disable control, pin 8, which when pulled low reduces the supply current and forces the output into a high impedance state. This allows easy implementation of simple, low power video switching and routing systems. Component and composite video systems also benefit from this op amp's excellent gain flatness, and good differential gain and phase specifications.

Multiplexed A/D applications will also find the HFA1145 useful as the A/D driver/multiplexer.

The HFA1145 is a low power, high performance upgrade for the CLC410.

For Military grade product, please refer to the HFA1145/883 data sheet.

Ordering Information

PART NUMBER (BRAND)	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #		
HFA1145IB	1145IB	-40 to 85	8 Ld SOIC	M8.15		
HFA1145IBZ (Note)	1145IBZ	-40 to 85	8 Ld SOIC (Pb-free)	M8.15		
HFA1145IP	HFA1145IP	-40 to 85	8 Ld PDIP	E8.3		
HFA1145IPZ (Note)	HFA1145IPZ	-40 to 85	8 Ld PDIP* (Pb-free)	E8.3		
HFA11XXEVAL	DIP Evaluation Board for High Speed Op Amps Note: Requires a SOIC-to-DIP adapter. See "Evaluation Board" section inside.					

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

Features


Low Supply Current 5.8mA
• High Input Impedance
Wide -3dB Bandwidth 330MHz
 Very Fast Slew Rate 1000V/μs
Gain Flatness (to 75MHz) ±0.1dB
Differential Gain
Differential Phase0.03 Degrees
Output Enable/Disable Time 180ns/35ns
Pin Compatible Upgrade for CLC410

· Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- Flash A/D Drivers
- · Video Switching and Routing
- · Professional Video Processing
- · Video Digitizing Boards/Systems
- Multimedia Systems
- RGB Preamps
- Medical Imaging
- · Hand Held and Miniaturized RF Equipment
- Battery Powered Communications

Pinout





Absolute Maximum Ratings

Voltage Between V+ and V	11V
DC Input Voltage	V _{SUPPLY}
Differential Input Voltage	8V
Output Current (Note 1)	Short Circuit Protected
	30mA Continuous
	$60mA \le 50\%$ Duty Cycle
ESD Rating	

Thermal Information

Thermal Resistance (Typical, Note 2)	θ_{JA} (°C/W)
SOIC Package	170
Maximum Junction Temperature (Die Only)	
Maximum Junction Temperature (Plastic Package)	150°C
Maximum Storage Temperature Range	5°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(Lead Tips Only)	

Operating Conditions

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. Output is short circuit protected to ground. Brief short circuits to ground will not degrade reliability, however continuous (100% duty cycle) output current must not exceed 30mA for maximum reliability.
- 2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

		(NOTE 3)					
PARAMETER	TEST CONDITIONS	TEST LEVEL	TEMP. (°C)	MIN	ТҮР	МАХ	UNITS
INPUT CHARACTERISTICS			. ,				
Input Offset Voltage		А	25	-	2	5	mV
		А	Full	-	3	8	mV
Average Input Offset Voltage Drift		В	Full	-	1	10	μV/°C
Input Offset Voltage Common-Mode Rejection Ratio	$\Delta V_{CM} = \pm 1.8 V$	А	25	47	50	-	dB
	$\Delta V_{CM} = \pm 1.8 V$	А	85	45	48	-	dB
	$\Delta V_{CM} = \pm 1.2 V$	А	-40	45	48	-	dB
Input Offset Voltage Power Supply Rejection Ratio	ΔV _{PS} = ±1.8V	А	25	50	54	-	dB
	ΔV _{PS} = ±1.8V	А	85	47	50	-	dB
	ΔV _{PS} = ±1.2V	А	-40	47	50	-	dB
Non-Inverting Input Bias Current		А	25	-	6	15	μA
		А	Full	-	10	25	μA
Non-Inverting Input Bias Current Drift		В	Full	-	5	60	nA/°C
Non-Inverting Input Bias Current	ΔV _{PS} = ±1.8V	А	25	-	0.5	1	μ A /V
Power Supply Sensitivity	ΔV _{PS} = ±1.8V	А	85	-	0.8	3	μ A /V
	ΔV _{PS} = ±1.2V	А	-40	-	0.8	3	μ A /V
Non-Inverting Input Resistance	$\Delta V_{CM} = \pm 1.8 V$	А	25	0.8	1.2	-	MΩ
	$\Delta V_{CM} = \pm 1.8 V$	А	85	0.5	0.8	-	MΩ
	$\Delta V_{CM} = \pm 1.2 V$	А	-40	0.5	0.8	-	MΩ
Inverting Input Bias Current		А	25	-	2	7.5	μA
		А	Full	-	5	15	μA
Inverting Input Bias Current Drift		В	Full	-	60	200	nA/°C
Inverting Input Bias Current	ΔV_{CM} = ±1.8V	А	25	-	3	6	μ A /V
Common-Mode Sensitivity	ΔV_{CM} = ±1.8V	А	85	-	4	8	μ A /V
	$\Delta V_{CM} = \pm 1.2 V$	А	-40	-	4	8	μA/V



HFA1145

		(NOTE 3) TEST			-		
PARAMETER	TEST CONDITIONS	LEVEL	TEMP. (°C)	MIN	TYP	MAX	UNITS
Inverting Input Bias Current Power Supply Sensitivity	$\Delta V_{PS} = \pm 1.8 V$	A	25	-	2	5	μ A /V
	ΔV _{PS} = ±1.8V	A	85	-	4	8	μA/V
	$\Delta V_{PS} = \pm 1.2 V$	A	-40	-	4	8	μA/V
Inverting Input Resistance		С	25	-	60	-	Ω
Input Capacitance		С	25	-	1.6	-	pF
Input Voltage Common Mode Range (Implied by V _{IO} CMRR, +R _{IN} , and -I _{BIAS} CMS		A	25, 85 -40	±1.8 ±1.2	±2.4 ±1.7	-	V V
tests) Input Noise Voltage Density (Note 6)	f = 100kHz	В	25	_	3.5	_	nV/√Hz
Non-Inverting Input Noise Current Density (Note 6)	f = 100kHz	B	25	-	2.5	-	pA/√Hz
Inverting Input Noise Current Density (Note 6)	f = 100kHz	В	25	-	20	-	pA/√Hz
TRANSFER CHARACTERISTICS						r	
Open Loop Transimpedance Gain	A _V = -1	С	25	-	500	-	kΩ
AC CHARACTERISTICS $R_F = 510\Omega$, Unless	Otherwise Specified					r.	
-3dB Bandwidth	$A_V = +1, +R_S = 510\Omega$	В	25	-	270	-	MHz
(V _{OUT} = 0.2V _{P-P} , Note 6)		В	Full	-	240	-	MHz
	A _V = -1, R _F = 425Ω	В	25	-	300	-	MHz
	A _V = +2	В	25	-	330	-	MHz
		В	Full	-	260	-	MHz
	A _V = +10, R _F = 180Ω	В	25	-	130	-	MHz
		В	Full	-	90	-	MHz
Full Power Bandwidth	A _V = +1, +R _S = 510Ω	В	25	-	135	-	MHz
$(V_{OUT} = 5V_{P-P} \text{ at } A_V = +2/-1,$	A _V = -1	В	25	-	140	-	MHz
$4V_{P-P}$ at A _V = +1, Note 6)	A _V = +2	В	25	-	115	-	MHz
Gain Flatness	To 25MHz	В	25	-	±0.03	-	dB
(A _V = +2, V _{OUT} = 0.2V _{P-P} , Note 6)		В	Full	-	±0.04	-	dB
	To 75MHz	В	25	_	±0.11	-	dB
		В	Full	-	±0.22	-	dB
Gain Flatness	To 25MHz	В	25	-	±0.03	-	dB
$(A_V = +1, +R_S = 510\Omega, V_{OUT} = 0.2V_{P-P}, Note 6)$		В	25	-	±0.09	-	dB
Minimum Stable gain		A	Full	_	1	-	V/V
OUTPUT CHARACTERISTICS A _V = +2, R _F =	510Ω, Unless Otherwise Speci						•,•
Output Voltage Swing	A _V = -1, R _L = 100Ω	A	25	±3	±3.4	-	V
(Note 6)		A	Full	±2.8	±3	-	V
Output Current	A _V = -1, R _L = 50Ω	A	25, 85	50	60	-	mA
(Note 6)		A	-40	28	42	-	mA
Output Short Circuit Current		В	25	-	90	-	mA
Closed Loop Output Impedance (Note 6)	DC	В	25	-	0.08	-	Ω



HFA1145

Electrical Specifications V _{SUPPI}	= ±5V, A _V = +1, R _F = 510Ω, R _L =			ecined	Continu		1
PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP. (°C)	MIN	ТҮР	МАХ	UNITS
Second Harmonic Distortion	10MHz	В	25	-	-48	-	dBc
(V _{OUT} = 2V _{P-P} , Note 6)	20MHz	В	25	_	-44	-	dBc
Third Harmonic Distortion	10MHz	В	25	_	-50	-	dBc
(V _{OUT} = 2V _{P-P} , Note 6)	20MHz	В	25	_	-45	-	dBc
Reverse Isolation (S ₁₂ , Note 6)	30MHz	В	25	_	-55	_	dB
TRANSIENT CHARACTERISTICS $A_V = -$							
Rise and Fall Times	V _{OUT} = 0.5V _{P-P}	В	25	_	1.1	-	ns
		В	Full	-	1.4	-	ns
Overshoot (Note 4)	+0S	B	25	-	3	_	%
$(V_{OUT} = 0 \text{ to } 0.5V, V_{IN} t_{RISE} = 1 \text{ ns})$	-OS	B	25	-	5	_	%
Overshoot (Note 4)	+0\$	B	25	_	3	_	%
$(V_{OUT} = 0.5V_{P-P}, V_{IN} t_{RISE} = 1ns)$	-OS	В	25	-	11	-	%
Slew Rate	+SR	В	25	-	1000	_	V/μs
$(V_{OUT} = 4V_{P-P}, A_V = +1, +R_S = 510\Omega)$		В	Full	_	975	_	V/μs
	-SR (Note 5)	B	25	_	650	_	V/μs
		B	Full	_	580	_	V/μ3 V/μs
Slew Rate	+SR	B	25		1400	_	V/μs
$(V_{OUT} = 5V_{P-P}, A_V = +2)$	ton	B	Full	-	1200	-	V/μs
	-SR (Note 5)	B	25	-	800	-	V/μs
		B	Full	-	700	-	V/μs V/μs
Slew Rate	+SR	B	25	_	2100	-	V/μs V/μs
$(V_{OUT} = 5V_{P-P}, A_V = -1)$		B	Full		1900	_	V/μs V/μs
	-SR (Note 5)	B	25	-	1000	-	V/μs
		B	Full	-	900	-	V/μs
Sottling Time	To 0.1%	B	25	-	15	-	
Settling Time (V _{OUT} = +2V to 0V step, Note 6)	To 0.05%	B	25	-	23	-	ns
	To 0.02%	В	25 25		30		ns
Overdrive Recovery Time	V _{IN} = ±2V	B		-		-	ns
	$V_{IN} = \pm 2V$ F = 510 Ω , Unless Otherwise Specif		25	-	8.5	-	ns
			25		0.02		0/
Differential Gain (f = 3.58MHz)	$R_L = 150\Omega$	B	25	-	0.02	-	%
	$R_L = 75\Omega$	B	25	-	0.03	-	%
Differential Phase (f = 3.58MHz)	$R_{L} = 150\Omega$	B	25	-	0.03	-	Degree
	R _L = 75Ω	В	25	-	0.05	-	Degree
DISABLE CHARACTERISTICS	N		– "		^		
Disabled Supply Current	V _{DISABLE} = 0V	A	Full	-	3	4	mA
DISABLE Input Logic Low		A	Full	-	-	0.8	V
DISABLE Input Logic High		A	25, 85	2.0	-	-	V
		A	-40	2.4	-	-	V
DISABLE Input Logic Low Current	$V_{\overline{\text{DISABLE}}} = 0V$	А	Full	-	100	200	μA



Electrical Specifications V _{SUPPL}	$_{\rm Y}$ = ±5V, $A_{\rm V}$ = +1, $R_{\rm F}$ = 510 Ω , $R_{\rm L}$ =	100Ω , Unless	Otherwise Sp	Secified	Continu	lea)	
PARAMETER	TEST CONDITIONS	(NOTE 3) TEST LEVEL	TEMP. (°C)	MIN	ТҮР	МАХ	UNITS
DISABLE Input Logic High Current	V _{DISABLE} = 5V	Α	Full	-	1	15	μA
Output Disable Time (Note 6)	$V_{IN} = \pm 1V,$ $V_{\overline{DISABLE}} = 2.4V$ to 0V	В	25	-	35	-	ns
Output Enable Time (Note 6)	$V_{IN} = \pm 1V,$ $V_{\overline{DISABLE}} = 0V \text{ to } 2.4V$	В	25	-	180	-	ns
Disabled Output Capacitance	V _{DISABLE} = 0V	В	25	-	2.5	-	pF
Disabled Output Leakage	$V_{\overline{\text{DISABLE}}} = 0V, V_{\text{IN}} = \mp 2V, V_{\text{OUT}} = \pm 3V$	A	Full	-	3	10	μΑ
Off Isolation	At 5MHz	В	25	-	-75	-	dB
$(V_{\overline{\text{DISABLE}}} = 0V, V_{\text{IN}} = 1V_{\text{P-P}}, \text{Note 6})$	At 25MHz	В	25	-	-60	-	dB
POWER SUPPLY CHARACTERISTICS			1	1			L
Power Supply Range		С	25	±4.5	-	±5.5	V
Power Supply Current (Note 6)		А	25	-	5.8	6.1	mA
		Α	Full	-	5.9	6.3	mA

Electrical Specifications $V_{SUPPLY} = \pm 5V$, $A_V = +1$, $R_F = 510\Omega$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)

NOTES:

3. Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.

Undershoot dominates for output signal swings below GND (e.g. 0.5V_{P-P}), yielding a higher overshoot limit compared to the V_{OUT} = 0 to 0.5V condition. See the "Application Information" section for details.

 Slew rates are asymmetrical if the output swings below GND (e.g. a bipolar signal). Positive unipolar output signals have symmetric positive and negative slew rates comparable to the +SR specification. See the "Application Information" section, and the pulse response graphs for details.

6. See Typical Performance Curves for more information.

Application Information

Optimum Feedback Resistor

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R_E. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and R_E, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to R_F. The HFA1145 design is optimized for $R_F = 510\Omega$ at a gain of +2. Decreasing R_F decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback will cause the same problems due to the feedback impedance decrease at higher frequencies). At higher gains, however, the amplifier is more stable so R_F can be decreased in a trade-off of stability for bandwidth.

The table below lists recommended R_F values for various gains, and the expected bandwidth. For a gain of +1, a resistor (+ R_S) in series with +IN is required to reduce gain peaking and increase stability.

GAIN (A _{CL})	R_F (Ω)	BANDWIDTH (MHz)
-1	425	300
+1	510 (+R _S = 510Ω)	270
+2	510	330
+5	200	300
+10	180	130

Non-inverting Input Source Impedance

For best operation, the DC source impedance seen by the non-inverting input should be $\geq 50\Omega$. This is especially important in inverting gain configurations where the non-inverting input would normally be connected directly to GND.

DISABLE Input TTL Compatibility

The HFA1145 derives an internal GND reference for the digital circuitry as long as the power supplies are symmetrical about GND. With symmetrical supplies the digital switching threshold ($V_{TH} = (V_{IH} + V_{IL})/2 = (2.0 + 0.8)/2$) is 1.4V, which ensures the TTL compatibility of the DISABLE input. If asymmetrical supplies (e.g. +10V, 0V) are utilized, the switching threshold becomes:

$$V_{\rm TH} = \frac{V^+ + V^-}{2} + 1.4V$$

and the V_{IH} and V_{IL} levels will be $V_{TH}\pm0.6V,$ respectively.



Optional GND Pad (Die Use Only) for TTL Compatibility

The die version of the HFA1145 provides the user with a GND pad for setting the disable circuitry GND reference. With symmetrical supplies the GND pad may be left unconnected, or tied directly to GND. If asymmetrical supplies (e.g. +10V, 0V) are utilized, and TTL compatibility is desired, die users must connect the GND pad to GND. With an external GND, the DISABLE input is TTL compatible regardless of supply voltage utilized.

Pulse Undershoot and Asymmetrical Slew Rates

The HFA1145 utilizes a quasi-complementary output stage to achieve high output current while minimizing guiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0V, resulting in added distortion for signals swinging below ground, and an increased undershoot on the negative portion of the output waveform (See Figures 5, 8, and 11). This undershoot isn't present for small bipolar signals, or large positive signals. Another artifact of the composite device is asymmetrical slew rates for output signals with a negative voltage component. The slew rate degrades as the output signal crosses through 0V (See Figures 5, 8, and 11), resulting in a slower overall negative slew rate. Positive only signals have symmetrical slew rates as illustrated in the large signal positive pulse response graphs (See Figures 4, 7, and 10).

PC Board Layout

This amplifier's frequency response depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10\mu F)$ tantalum in parallel with a small value $(0.1\mu F)$ chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the device's input and output connections. Capacitance, parasitic or planned, connected to the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground at the amplifier's inverting input (-IN), as this capacitance causes gain peaking, pulse overshoot, and if large enough, instability. To reduce this capacitance, the designer should remove the ground plane under traces connected to -IN, and keep connections to -IN as short as possible.

An example of a good high frequency layout is the Evaluation Board shown in Figure 2.

Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor (R_S) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the R_S and C_L combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

 R_S and C_L form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 270MHz (for A_V = +1). By decreasing R_S as C_L increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. In spite of this, the bandwidth decreases as the load capacitance increases. For example, at A_V = +1, R_S = 62 Ω , C_L = 40pF, the overall bandwidth is limited to 180MHz, and bandwidth drops to 75MHz at A_V = +1, R_S = 8 Ω , C_L = 400pF.





FIGURE 1. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

Evaluation Board

The performance of the HFA1145 may be evaluated using the HFA11XX Evaluation Board and a SOIC to DIP adaptor like the Aries Electronics Part Number 14-350000-10. The layout and schematic of the board are shown in Figure 2.

The V_H connection may be used to exercise the $\overline{\text{DISABLE}}$ pin, but note that this connection has no 50 Ω termination. To order evaluation boards (part number HFA11XXEVAL), please contact your local sales office.






FIGURE 2. EVALUATION BOARD SCHEMATIC AND LAYOUT

Typical Performance Curves V_{SUPPLY} = ±5V, R_F = 510Ω, T_A = 25°C, R_L = 100Ω, Unless Otherwise Specified




FIGURE 3. SMALL SIGNAL PULSE RESPONSE




FIGURE 4. LARGE SIGNAL POSITIVE PULSE RESPONSE

Typical Performance Curves V_{SUPPLY} = ±5V, R_F = 510Ω, T_A = 25°C, R_L = 100Ω, Unless Otherwise Specified (Continued)





FIGURE 5. LARGE SIGNAL BIPOLAR PULSE RESPONSE











FIGURE 7. LARGE SIGNAL POSITIVE PULSE RESPONSE















Typical Performance Curves $V_{SUPPLY} = \pm 5V$, $R_F = 510\Omega$, $T_A = 25^{\circ}C$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)







FIGURE 11. LARGE SIGNAL BIPOLAR PULSE RESPONSE












FIGURE 12. OUTPUT ENABLE AND DISABLE RESPONSE












Typical Performance Curves V_{SUPPLY} = ±5V, R_F = 510Ω, T_A = 25°C, R_L = 100Ω, Unless Otherwise Specified (Continued)















FIGURE 18. -3dB BANDWIDTH vs TEMPERATURE








FIGURE 22. ENABLED OUTPUT IMPEDANCE



Typical Performance Curves $V_{SUPPLY} = \pm 5V$, $R_F = 510\Omega$, $T_A = 25^{\circ}C$, $R_L = 100\Omega$, Unless Otherwise Specified (Continued)




FIGURE 27. INPUT NOISE CHARACTERISTICS



Die Characteristics

DIE DIMENSIONS:

59 mils x 59 mils x 19 mils 1500µm x 1500µm x 483µm

METALLIZATION:

Type: Metal 1: AlCu(2%)/TiW Thickness: Metal 1: $8k\dot{A} \pm 0.4k\dot{A}$ Type: Metal 2: AlCu(2%) Thickness: Metal 2: $16k\dot{A} \pm 0.8k\dot{A}$

Metallization Mask Layout

PASSIVATION:


Type: Nitride Thickness: 4kÅ ±0.5kÅ

TRANSISTOR COUNT:

75


SUBSTRATE POTENTIAL (Powered Up):

Floating (Recommend Connection to V-)



NOTE: This pad is not bonded out on packaged units. Die users may set a GND reference, via this pad, to ensure the TTL compatibility of the $\overline{\text{DIS}}$ input when using asymmetrical supplies (e.g. V+ = 10V, V- = 0V). See the "Application Information" section for details.

Small Outline Plastic Packages (SOIC)



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

	INCH	IES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27	BSC	-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
Ν	8			8	7
α	0°	8°	0°	8°	-

Rev. 1 6/05

© Copyright Intersil Americas LLC 1999-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

