

MIXED SIGNAL MICROCONTROLLER

¹FEATURES

-
- - **Active Mode: 270** µ**A at 1 MHz, 2.2 V Detection (LIN)**
	-
	- **Off Mode (RAM Retention): 0.1** µ**A Synchronous SPI**
- **Ultra-Fast Wake-Up From Standby Mode in Less Than 1** µ**s** • **Brownout Detector**
- **16-Bit RISC Architecture, 62.5-ns Instruction Serial Onboard Programming, No External**
- **Basic Clock Module Configurations Code Protection by Security Fuse**
	- Internal Frequencies up to 16 MHz With **Constant Contempt Constant Four Calibrated Frequencies to** ±**1%** • **On-Chip Emulation Module**
	- **Internal Very-Low-Power Low-Frequency Family Members Include: (LF) Oscillator** – **MSP430F2330**
	-
	- **High-Frequency (HF) Crystal up to 16 MHz 1KB RAM**
	-
	- **External Digital Clock Source 16KB + 256B Flash Memory**
	- **External Resistor 2KB RAM**
- **16-Bit Timer_A With Three Capture/Compare MSP430F2370 Registers**
- **16-Bit Timer_B With Three Capture/Compare 2KB RAM Registers**
- **On-Chip Comparator for Analog Signal Die-Sized BGA Package (See [Table 1\)](#page-1-0) Compare Function or Slope Analog-to-Digital**
- **² Low Supply Voltage Range: 1.8 V to 3.6 V Universal Serial Communication Interface**
- **Ultra-Low Power Consumption Enhanced UART Supporting Auto Baudrate**
	- **Standby Mode: 0.7** µ**A IrDA Encoder and Decoder**
		-
		- **I 2**
		-
	- **Cycle Time Programming Voltage Needed, Programmable**
		-
		-
		- -
	- **32-kHz Crystal 8KB + 256B Flash Memory**
		-
	- **Resonator MSP430F2350**
		-
		-
		- - **32KB + 256B Flash Memory**
			-
		- **Available in 40-Pin QFN Package and 49-Pin**
	- **For Complete Module Descriptions, See the (A/D) Conversion MSP430x2xx Family User's Guide [\(SLAU144\)](http://www.ti.com/lit/pdf/SLAU144)**

DESCRIPTION

The Texas Instruments MSP430™ family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430F23x0 series is an ultra-low-power microcontroller with two built-in 16-bit timers, one universal serial communication interface (USCI), a versatile analog comparator, and 32 I/O pins.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆΝ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. MSP430 is a trademark of Texas Instruments.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. Available Options

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Development Tool Support

All MSP430 microcontrollers include an Embedded Emulation Module (EEM) that allows advanced debugging and programming through easy-to-use development tools. Recommended hardware options include:

- Debugging and Programming Interface with Target Board
- MSP-FET430U23X0 (RHA package)
- Debugging and Programming Interface
	- MSP-FET430UIF (USB)
	- MSP-FET430PIF (Parallel Port)
- Target Board
	- MSP-TS430QFN23X0 (RHA package)
	- Production Programmer
	- MSP-GANG430

Device Pinout, RHA Package

Device Pinout, YFF Package

Package Dimensions

The package dimensions for this YFF package are shown in the following table. See the package drawing at the end of this data sheet for more details.

PACKAGED DEVICES							
MSP430F2370IYFF MSP430F2350IYFF MSP430F2330IYFF	3.20 ± 0.05 mm	3.20 ± 0.05 mm					

Table 2. YFF Package Dimensions

Functional Block Diagram

Texas
Instruments

Table 3. Terminal Functions

MSP430F23x0

Table 3. Terminal Functions (continued)

R15

SHORT-FORM DESCRIPTION

CPU

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses and can be handled with all instructions.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. [Table 4](#page-7-0) shows examples of the three types of instruction formats; [Table 5](#page-7-1) shows the address modes.

General-Purpose Register Program Counter Stack Pointer Status Register Constant Generator General-Purpose Register General-Purpose Register General-Purpose Register PC/R0 SP/R1 SR/CG1/R2 CG2/R3 R4 R5 R12 R13 General-Purpose Register General-Purpose Register R6 R7 General-Purpose Register General-Purpose Register R8 R9 General-Purpose Register General-Purpose Register R10 R11 General-Purpose Register R14

General-Purpose Register

Table 4. Instruction Word Formats

Table 5. Address Mode Descriptions

 (1) S = source

(2) $D =$ destination

Operating Modes

The MSP430 microcontrollers have one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
	- All clocks are active.
- Low-power mode 0 (LPM0)
	- CPU is disabled.
	- ACLK and SMCLK remain active. MCLK is disabled.
- Low-power mode 1 (LPM1)
	- CPU is disabled ACLK and SMCLK remain active. MCLK is disabled.
	- DCO dc-generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
	- CPU is disabled.
	- MCLK and SMCLK are disabled.
	- DCO dc-generator remains enabled.
	- ACLK remains active.
- Low-power mode 3 (LPM3)
	- CPU is disabled.
	- MCLK and SMCLK are disabled.
	- DCO dc-generator is disabled.
	- ACLK remains active.
- Low-power mode 4 (LPM4)
	- CPU is disabled.
	- ACLK is disabled.
	- MCLK and SMCLK are disabled.
	- DCO dc-generator is disabled.
	- Crystal oscillator is stopped.

Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0xFFFF to 0xFFC0. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0xFFFE) contains 0xFFFF (for example, if flash is not programmed), the CPU goes into LPM4 immediately after power up.

Table 6. Interrupt Vector Addresses

(1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0x0000 to 0x01FF) or from within unused address range.

(2) Multiple source flags

(3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

(4) Interrupt flags are located in the module.

(5) In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG

- (6) In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG
(7) This location is used as bootstrap loader security key (BSLSKEY).
- This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0x0) disables the erasure of the flash if an invalid password is supplied.

(8) The interrupt vectors at addresses 0xFFDC to 0xFFC0 are not used in this device and can be used for regular program code if necessary.

Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend

Table 7. Interrupt Enable 1

Table 8. Interrupt Enable 2

Table 9. Interrupt Flag Register 1

NMIIFG Set via RST/NMI pin

Table 10. Interrupt Flag Register 2

Address		6	5	4				0
03h					UCB0TXIFG	UCB0RXIFG	UCA0TXIFG	UCA0RXIFG
					rw-0	rw-0	rw-0	rw-0
UCA0RXIFG	USCI A0 receive-interrupt flag							
UCA0TXIFG	USCI A0 transmit-interrupt flag							
UCB0RXIFG	USCI B0 receive-interrupt flag							
UCB0TXIFG	USCI B0 transmit-interrupt flag							

Memory Organization

Table 11. Memory Organization

Bootstrap Loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User's Guide, literature number [SLAU319](http://www.ti.com/lit/pdf/SLAU319).

Table 12. BSL Function Pins

Flash Memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called information memory.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is required.

Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide [\(SLAU144\)](http://www.ti.com/lit/pdf/SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, a high-frequency crystal, or the internal very-low-power LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

	-			
DCO FREQUENCY	CALIBRATION REGISTER	SIZE	ADDRESS	
1 MHz	CALBC1 1MHZ	byte	0x10FF	
	CALBCO_1MHZ	byte	0x10FE	
8 MHz	CALBC1 8MHZ	byte	0x10FD	
	CALBCO 8MHZ	byte	0x10FC	
12 MH _z	CALBC1 12MHZ	byte	0x10FB	
	CALBC0 12MHZ	byte	0x10FA	
16 MHz	CALBC1 16MHZ	byte	0x10F9	
	CALBC0 16MHZ	byte	0x10F8	

Table 13. DCO Calibration Data, Provided From Factory In Flash Info Memory Segment A

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are four 8-bit I/O ports implemented—ports P1, P2, P3, and P4:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all eight bits of port P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.

The MSP430F23x0 devices provide 32 total port I/O pins available externally. See the device pinout for more information.

Watchdog Timer (WDT+)

The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

Hardware Multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs 16×16, 16×8, 8×16, and 8×8 bit operations. The module is capable of supporting signed and unsignedmultiplication as well as signed and unsignedmultiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

Comparator_A+

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

Timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 14. Timer_A3 Signal Connections

Timer_B3

Timer_B3 is a 16–bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 15. Timer_B3 Signal Connections

Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols like SPI (3 or 4 pin), I2C and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

USCI_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI_B0 provides support for SPI (3 or 4 pin) and I2C.

Peripheral File Map

Table 16. Peripherals With Word Access

MSP430F23x0

www.ti.com SLAS518E –AUGUST 2006–REVISED AUGUST 2011

Absolute Maximum Ratings(1)

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V_{SS} . The JTAG fuse-blow voltage, V_{FB} , is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

(3) Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions(1)

(1) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.

(2) It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power-up.

(3) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.

Figure 1. Operating Area

Active Mode Supply Current (Into DV_{cc} + AV_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾⁽²⁾

(1) All inputs are tied to 0 V or V_{CC}. Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Typical Characteristics - Active-Mode Supply Current (Into DV_{CC} + AV_{CC}) **ACTIVE-MODE CURRENT**

XAS **TRUMENTS**

Low-Power-Mode Supply Currents (Into V_{cc}) Excluding External Current⁽¹⁾⁽²⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) All inputs are tied to 0 V or V_{CC}. Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

(3) Current for brownout and WDT clocked by SMCLK included.

(4) Current for brownout and WDT clocked by ACLK included.

(5) Current for brownout included.

Schmitt-Trigger Inputs (Ports P1, P2, P3, P4, JTAG, RST/NMI, XIN(1))

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) XIN only in bypass mode

Inputs (Ports P1, P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) An external signal sets the interrupt flag every time the minimum interrupt pulse width $t_{(int)}$ is met. It may be set with trigger signals shorter than $t_{(int)}$.

Leakage Current (Ports P1, P2, P3, P4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
(2) The leakage of the digital port pins is measured individually. The port pin is selected for input

The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

Outputs (Ports P1, P2, P3, P4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

(2) The maximum total current, $I_{OH(max)}$ and $I_{OL(max)}$, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

Output Frequency (Ports P1, P2, P3, P4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) A resistive divider with two 0.5-k Ω resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

(2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

POR/Brownout Reset (BOR)(1)(2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(B_1T_-)}$ + $V_{\text{hys}(B_1T_-)}$ is ≤ 1.8 V.

(2) During power up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default DCO settings must not be changed until V_{CC} ≥ V_{CC(min)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency.

Figure 8. POR/Brownout Reset (BOR) vs Supply Voltage

Figure 9. VCC(drop) Level With a Square Voltage Drop to Generate a POR/Brownout Signal

Figure 10. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

MSP430F23x0

SLAS518E –AUGUST 2006–REVISED AUGUST 2011 **www.ti.com**

Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO} .
- Modulation control bits MODx select how often $f_{DCO(RSEL,DCO+1)}$ is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

 $\sigma_{\rm{e}}$
average = $\frac{32 \times \text{DCO}(\text{RSEL},\text{DCO})}{\text{MOD} \times \text{f}_{\rm{DCO}(\text{RSEL},\text{DCO})} + (32 - \text{MOD}) \times \text{f}_{\rm{DCO}(\text{RSEL},\text{DCO}+1)}$ $f_{\text{average}} = \frac{32 \times f_{\text{DCO}(\text{RSEL},\text{DCO})} \times f_{\text{DCO}(\text{RSE})}}{ \text{MOD} \times f_{\text{DCO}(\text{RSEL},\text{DCO})} + (32 - \text{MOD}) \times f_{\text{DCO}(\text{RSE})}}$

DCO Frequency

Calibrated DCO Frequencies - Tolerance at Calibration

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Calibrated DCO Frequencies - Tolerance Over Temperature 0°**C to 85**°**C**

Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{cc}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Calibrated DCO Frequencies - Overall Tolerance

Typical Characteristics - Calibrated 1-MHz DCO Frequency

STRUMENTS

EXAS

Wake-Up From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

(2) Parameter applicable only if DCOCLK is used for MCLK.

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4 CLOCK WAKE-UP TIME FROM LPM3

DCO With External Resistor ROSC (1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) R_{OSC} = 100 kΩ. Metal film resistor, type 0257, 0.6 W with 1% tolerance and T_K = ±50 ppm/°C.

Copyright © 2006–2011, Texas Instruments Incorporated 31

Crystal Oscillator LFXT1, Low-Frequency Mode(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.

(a) Keep the trace between the device and the crystal as short as possible.

(b) Design a good ground plane around the oscillator pins.

(c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

(d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.

(e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

(f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins. (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

(2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the crystal that is used.

(3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.

(4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Calculated using the box method:

I version: [MAX(-40...85°C) - MIN(-40...85°C)]/MIN(-40...85°C)/[85°C - (-40°C)]

T version: [MAX(-40...105°C) - MIN(-40...105°C)]/MIN(-40...105°C)/[105°C - (-40°C)]

(2) Calculated using the box method: [MAX(1.8...3.6 V) - MIN(1.8...3.6 V)]/MIN(1.8...3.6 V)/(3.6 V - 1.8 V)

Crystal Oscillator LFXT1, High-Frequency Mode(1)

(1) To improve EMI on the XT2 oscillator the following guidelines should be observed:

(a) Keep the trace between the device and the crystal as short as possible.

(b) Design a good ground plane around the oscillator pins.

(c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

(d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.

(e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

(f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.

(g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

(2) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

(3) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

(4) Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.

(5) Measured with logic-level input frequency, but also applies to operation with crystals.

EXAS **STRUMENTS**

SLAS518E –AUGUST 2006–REVISED AUGUST 2011 **www.ti.com**

Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Timer_B

USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The DCO wake-up time must be considered in LPM3/4 for baudrates above 1 MHz.

 (2) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

USCI (SPI Master Mode)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 19](#page-36-0) and [Figure 20](#page-36-1))

(1) $f_{UCKCLK} = 1/2t_{LO/H}$ with $t_{LO/H} \ge \text{max}(t_{VALID, MO(USCI)} + t_{SU, SI(Slave)}, t_{SU, MI(USCI)} + t_{VALID, SO(Slave)}).$ For the slave's parameters $t_{\text{SU,SI(Slave)}}$ and $t_{\text{VALID,SO(Slave)}}$, see the SPI parameters of the attached slave.

USCI (SPI Slave Mode)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 21](#page-37-0) and [Figure 22](#page-37-1))

(1) $f_{\text{UCKCLK}} = 1/2t_{\text{LO/HI}}$ with $t_{\text{LO/HI}} \ge \max(t_{\text{VALID,MO(Master)}} + t_{\text{SU,SI(USCI)}}$, $t_{\text{SU,MI(Master)}} + t_{\text{VALID,SO(USCI)}}$).

For the master's parameters t_{SU,MI(Master)} and t_{VALID,MO(Master)} refer to the SPI parameters of the attached slave.

MSP430F23x0

XAS **STRUMENTS**

www.ti.com SLAS518E –AUGUST 2006–REVISED AUGUST 2011

USCI (I2C Mode)

Figure 23. I2C Mode Timing

Comparator_A+(1)

over recommended operating free-air temperature range (unless otherwise noted)

(1) The leakage current for the Comparator_A+ terminals is identical to I_{lkg(Px,y)} specification.
(2) The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measu two successive measurements are then summed together.

(3) Response time measured at P2.2/CAOUT/TA0/CA4.

Figure 25. Overdrive Definition

Figure 26. Comparator_A+ Short Resistance Test Condition

Texas **NSTRUMENTS**

SLAS518E –AUGUST 2006–REVISED AUGUST 2011 **www.ti.com**

Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

(2) These values are hardwired into the flash controller's state machine ($t_{FTG} = 1/f_{FTG}$).

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

JTAG Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) f_{TCK} may be restricted to meet the timing requirements of the module selected.
(2) TMS, TDI/TCLK, and TCK pullup resistors are implemented in all versions.

JTAG Fuse(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) After the fuse is blown, no further access to the JTAG/Test and emulation features is possible, and the JTAG block is switched to bypass mode.

APPLICATION INFORMATION

Port P1 Pin Schematic: P1.0 to P1.7, Input/Output With Schmitt Trigger

Table 18. Port P1 (P1.0 to P1.7) Pin Functions

Port P2 Pin Schematic: P2.0 to P2.4, Input/Output With Schmitt Trigger

Table 19. Port P2 (P2.0 to P2.4) Pin Functions

 (1) $X =$ Don't care

(2) Setting theCAPD.xbit disables the output driver as well as the input to prevent parasitic cross currentswhenapplying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

EXAS STRUMENTS

SLAS518E –AUGUST 2006–REVISED AUGUST 2011 **www.ti.com**

Table 20. Port P2 (P2.5) Pin Functions

(1) $X = Don't care$

(2) Setting theCAPD.xbit disables the output driver as well as the input to prevent parasitic cross currentswhenapplying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger

MSP430F23x0

SLAS518E –AUGUST 2006–REVISED AUGUST 2011 **www.ti.com**

ISTRUMENTS

EXAS

Table 21. Port P2 (P2.6) Pin Functions

(1) $X = Don't care$

(2) Setting theCAPD.xbit disables the output driver as well as the input to prevent parasitic cross currentswhenapplying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger

MSP430F23x0

SLAS518E –AUGUST 2006–REVISED AUGUST 2011 **www.ti.com**

ISTRUMENTS

EXAS

Table 22. Port P2 (P2.7) Pin Functions

(1) $X = Don't care$

(2) Setting theCAPD.xbit disables the output driver as well as the input to prevent parasitic cross currentswhenapplying analog signals. Selecting the CAx input to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

Port P3 Pin Schematic: P3.0 to P3.5, Input/Output With Schmitt Trigger

Table 23. Port P3 (P3.0 to P3.5) Pin Functions

(1) $X = Don't care$

(2) The pin direction is controlled by the USCI module.
(3) If the I2C functionality is selected, the output drives

If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

EXAS NSTRUMENTS

SLAS518E –AUGUST 2006–REVISED AUGUST 2011 **www.ti.com**

Port P3 Pin Schematic: P3.6 and P3.7, Input/Output With Schmitt Trigger

Table 24. Port P3 (P3.6 and P3.7) Pin Functions

Port P4 Pin Schematic: P4.0 to P4.7, Input/Output With Schmitt Trigger

Table 25. Port P4 (P4.0 to P4.7) Pin Functions

NSTRUMENTS

Texas

JTAG Pins TMS, TCK, TDI/TCLK, TDO/TDI, Input/Output With Schmitt Trigger

During Blowing of the Fuse, Pin TDO/TDI Is Used to Apply the T est Input Data for JT AG Circuitry

JTAG Fuse Check Mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current flows only when the fuse check mode is active and the TMS pin is in a low state (see [Figure 30](#page-56-0)). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).

Figure 30. Fuse Check Mode Current

REVISION HISTORY

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2023

GENERIC PACKAGE VIEW

RHA 40 VQFN - 1 mm max height

6 x 6, 0.5 mm pitch PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

RHA0040B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RHA0040B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RHA0040B VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/terms-conditions/terms-of-sale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated