


©2001 Fairchild Semiconductor Corporation

Drain-Sou W _{DSS}	Parameter	Test Conditions	Min	Тур	Max	Units
	urce Avalanche Ratings (Note 2	2)				
	Single Pulse Drain-Source	$V_{DD} = 40 \text{ V}, I_D = 7.7 \text{ A}$			245	mJ
I _{AR}	Avalanche Energy Maximum Drain-Source				7.7	A
IAR	Avalanche Current				1.1	A
Off Chara	acteristics	•				
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS}=0~V, \qquad I_{D}=250~\mu A$	80			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		79		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 64 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			1	μA
I _{GSSF}	Gate-Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
	Gate-Body Leakage, Reverse	$V_{GS} = -20 V, V_{DS} = 0 V$			-100	nA
On Chara	ICTERISTICS (Note 2)	•			•	
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	2.5	4	V
$\Delta V_{GS(th)}$ ΔT_{J}	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C		-7		mV/°C
R _{DS(on)}	Static Drain–Source	$V_{GS} = 10 \text{ V}, I_D = 7.7 \text{ A}$		23	29	33
	On-Resistance	$V_{GS} = 6 V$, $I_D = 7.2 A$		24		
D(on)	On–State Drain Current		30	37	50	А
g _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$		28		S
9-3						•
	Charactariatica					
				1700		-
C _{iss}	Input Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V},$		1760		pF
C _{iss} C _{oss}	Input Capacitance Output Capacitance	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		144		pF
C _{iss} C _{oss}	Input Capacitance					
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2)	f = 1.0 MHz		144		pF
C _{iss} C _{oss} C _{rss} Switching	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time	f = 1.0 MHz V _{DD} = 40 V, I _D = 1 A,		144	23	pF
C _{iss} C _{oss} C _{rss} Switching	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2)	f = 1.0 MHz		144 72	23 16	pF pF
C _{iss} C _{oss} C _{rss} Switching t _{d(on)} t _r	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time	f = 1.0 MHz V _{DD} = 40 V, I _D = 1 A,		144 72 13		pF pF ns
C _{iss} C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)}	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time	f = 1.0 MHz $V_{DD} = 40$ V, $I_D = 1$ A, $V_{GS} = 10$ V, $R_{GEN} = 6$ Ω		144 72 13 8	16	pF pF ns ns
t _{d(on)} t _r t _{d(off)} t _f Q _g	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time	$f = 1.0 \text{ MHz}$ $V_{DD} = 40 \text{ V}, I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{DS} = 40 \text{ V}, I_D = 7.7 \text{ A},$		144 72 13 8 34	16 54	pF pF ns ns ns
C _{iss} C _{oss} Crss Switching t _{d(on)} t _r t _{d(off)} t _f Q _g	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time	f = 1.0 MHz $V_{DD} = 40$ V, $I_D = 1$ A, $V_{GS} = 10$ V, $R_{GEN} = 6$ Ω		144 72 13 8 34 16	16 54 29	pF pF ns ns ns
C _{iss} C _{oss} C _{rss} Switching t _{d(on)} t _r t _{d(off)} t _f	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 40 \text{ V}, I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{DS} = 40 \text{ V}, I_D = 7.7 \text{ A},$		144 72 13 8 34 16 35	16 54 29	pF pF ns ns ns ns nC
Ciss Coss Crss Switching td(on) tr td(off) tr Qg Qgs Qgd	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge Gate–Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 40 \text{ V}, I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{DS} = 40 \text{ V}, I_D = 7.7 \text{ A},$ $V_{GS} = 10 \text{ V},$		144 72 13 8 34 16 35 6.2	16 54 29	pF pF ns ns ns ns nC nC
$\begin{array}{c} \hline C_{iss} \\ \hline C_{oss} \\ \hline C_{rss} \\ \hline \end{array} \\ \hline \begin{array}{c} \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \hline \end{array} \\ \hline \begin{array}{c} \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \\ \hline \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} $ \\ \hline \\ \hline \\ \end{array} \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \hline \\ \end{array} \\ \\ \\ \end{array} \\	Input Capacitance Output Capacitance Reverse Transfer Capacitance g Characteristics (Note 2) Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 40 \text{ V}, I_D = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{DS} = 40 \text{ V}, I_D = 7.7 \text{ A},$ $V_{GS} = 10 \text{ V},$ and Maximum Ratings		144 72 13 8 34 16 35 6.2	16 54 29	pF pF ns ns ns ns nC nC


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

FDD3580/FDU3580



FDD3580/FDU3580



FDD3580/FDU3580

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ OS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT™-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production

Rev. H4