FINAL COM'L: -12/15/20 IND: -14/18/24

## MACH110-12/15/20

#### Lattice/Vantis

## **High-Density EE CMOS Programmable Logic**

#### DISTINCTIVE CHARACTERISTICS

- 44 Pins
- 32 Macrocells
- 12 ns tpd Commercial 14 ns tpd Industrial
- 77 MHz fcnt
- 38 Inputs

- 32 Outputs
- 32 Flip-flops; 2 clock choices
- 2 "PAL22V16" Blocks
- Pin-compatible with MACH111, MACH210, MACH211, MACH215

#### **GENERAL DESCRIPTION**


The MACH110 is a member of our high-performance EE CMOS MACH 1 family. This device has approximately three times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH110 consists of two PAL blocks interconnected by a programmable switch matrix. The two PAL blocks are essentially "PAL22V16" structures complete with product-term arrays and programmable macrocells. The switch matrix connects the PAL blocks to each other and to all input pins, providing a high degree of connectivity between the fully-connected PAL blocks. This allows designs to be placed and routed efficiently.

The MACH110 macrocell provides either registered or combinatorial outputs with programmable polarity. If a registered configuration is chosen, the register can be configured as D-type or T-type to help reduce the number of product terms. The register type decision can be made by the designer or by the software. All macrocells can be connected to an I/O cell. If a buried macrocell is desired, the internal feedback path from the macrocell can be used, which frees up the I/O pin for use as an input.


Publication# **14127** Rev. I Amendment/**0** Issue Date: **May 1995** 

## **BLOCK DIAGRAM**



## CONNECTION DIAGRAM Top View

### **PLCC**



14127I-2

Note: Pin-compatible with MACH111, MACH210, MACH211, and MACH215.

#### **PIN DESIGNATIONS**

CLK/I = Clock or Input

GND = Ground

I = Input


I/O = Input/Output  $V_{CC}$  = Supply Voltage

MACH110-12/15/20

#### ORDERING INFORMATION

#### **Commercial Products**

Programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
MACH110-12						
MACH110-15	JC					
MACH110-20						


#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### ORDERING INFORMATION

#### **Industrial Products**

Programmable logic products for Industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
MACH110-14					
MACH110-18	JI				
MACH110-24					

#### **Valid Combinations**

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### **FUNCTIONAL DESCRIPTION**

The MACH110 consists of two PAL blocks connected by a switch matrix. There are 32 I/O pins and 6 dedicated input pins feeding the switch matrix. These signals are distributed to the two PAL blocks for efficient design implementation. There are two clock pins that can also be used as dedicated inputs.

#### The PAL Blocks

Each PAL block in the MACH110 (Figure 1) contains a 64-product-term logic array, a logic allocator, 16 macrocells and 16 I/O cells. The switch matrix feeds each PAL block with 22 inputs. This makes the PAL block look effectively like an independent "PAL22V16".

There are four additional output enable product terms in each PAL block. For purposes of output enable, the 16 I/O cells are divided into 2 banks of 8 macrocells. Each bank is allocated two of the output enable product terms.

An asynchronous reset product term and an asynchronous preset product term are provided for flip-flop initialization. All flip-flops within the PAL block are initialized together.

#### The Switch Matrix

The MACH110 switch matrix is fed by the inputs and feedback signals from the PAL blocks. Each PAL block provides 16 internal feedback signals and 16 I/O feedback signals. The switch matrix distributes these signals back to the PAL blocks in an efficient manner that also provides for high performance. The design software automatically configures the switch matrix when fitting a design into the device.

#### The Product-Term Array

The MACH110 product-term array consists of 64 product terms for logic use, and 6 special-purpose product terms. Four of the special-purpose product terms provide programmable output enable, one provides asynchronous reset, and one provides a synchronous preset. Two of the output enable product terms are used for the first eight I/O cells; the other two control the last eight macrocells.

#### The Logic Allocator

The logic allocator in the MACH110 takes the 64 logic product terms and allocates them to the 16 macrocells as needed. Each macrocell can be driven by up to 12 product terms. The design software automatically configures the logic allocator when fitting the design into the device.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block. Refer to Figure 1 for cluster and macrocell numbers.

**Table 1. Logic Allocation** 

Output Macrocell	Available Clusters
$M_0$	C <sub>0</sub> , C <sub>1</sub>
M <sub>1</sub>	C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub>
M <sub>2</sub>	C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub>
M <sub>3</sub>	C <sub>2</sub> , C <sub>3</sub> , C <sub>4</sub>
M4	C <sub>3</sub> , C <sub>4</sub> , C <sub>5</sub>
M <sub>5</sub>	C <sub>4</sub> , C <sub>5</sub> , C <sub>6</sub>
M <sub>6</sub>	C <sub>5</sub> , C <sub>6</sub> , C <sub>7</sub>
M <sub>7</sub>	C <sub>6</sub> , C <sub>7</sub>
M <sub>8</sub>	C <sub>8</sub> , C <sub>9</sub>
M <sub>9</sub>	C <sub>8</sub> , C <sub>9</sub> , C <sub>10</sub>
<b>M</b> <sub>10</sub>	C <sub>9</sub> , C <sub>10</sub> , C <sub>11</sub>
M <sub>11</sub>	C <sub>10</sub> , C <sub>11</sub> , C <sub>12</sub>
$M_{12}$	C <sub>11</sub> , C <sub>12</sub> , C <sub>13</sub>
M <sub>13</sub>	C <sub>12</sub> , C <sub>13</sub> , C <sub>14</sub>
M <sub>14</sub>	C <sub>13</sub> , C <sub>14</sub> , C <sub>15</sub>
M <sub>15</sub>	C <sub>14</sub> , C <sub>15</sub>

#### The Macrocell


The MACH110 macrocells can be configured as either registered or combinatorial, with programmable polarity. The macrocell provides internal feedback whether configured as registered or combinatorial. The flip-flops can be configured as D-type or T-type, allowing for product-term optimization.

The flip-flops can individually select one of two clock pins, which are also available as data inputs. The registers are clocked on the LOW-to-HIGH transition of the clock signal. The flip-flops can also be asynchronously initialized with the common asynchronous reset and preset product terms.

#### The I/O Cell

The I/O cell in the MACH110 consists of a three-state output buffer. The three-state buffer can be configured in one of three ways: always enabled, always disabled, or controlled by a product term. If product term control is chosen, one of two product terms may be used to provide the control. The two product terms that are available are common to eight I/O cells. Within each PAL block, two product terms are available for selection by the first eight three-state outputs; two other product terms are available for selection by the last eight three-state outputs.

These choices make it possible to use the macrocell as an output, an input, a bidirectional pin, or a three-state output for use in driving a bus.



141271-3

Figure 1. MACH110 PAL Block

#### **ABSOLUTE MAXIMUM RATINGS**

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **OPERATING RANGES**

#### **Commercial (C) Devices**

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air	0°C to +70°C
Supply Voltage (V <sub>CC</sub> )	
with Respect to Ground +4.7	5 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Тур	Max	Unit
Voн	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			٧
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 16 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
VıL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
Іін	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
I⊫	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			10	μΑ
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$			-10	μΑ
Isc	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-160	mA
Icc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> =25°C, f = 25 MHz (Note 4)		95		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>IL</sub> and I<sub>OZL</sub> (or I<sub>I</sub>H and I<sub>OZ</sub>H).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5 \text{ V}$  has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter program. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
Cin	Input Capacitance	$V_{IN} = 2.0 \text{ V}$	Vcc = 5.0 V, T <sub>A</sub> = 25°C	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

## **SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)**

Parameter					-1	12	-15		-20		
Symbol	Parameter De	scription			Min	Max	Min	Max	Min	Max	Unit
tpD	Input, I/O, or F Output (Note 3	t, I/O, or Feedback to Combinatorial out (Note 3)				12		15		20	ns
ts		Time from Input, I/O, or Feedback		D-type	7		10		13		ns
ıs	to Clock T-tyl		T-type	8		11		14		ns	
tн	Hold Time			•	0		0		0		ns
tco	Clock to Outpu	ut (Note 3)				8		10		12	ns
$t_{WL}$	Clock Width	Clock Width LOW		6		6		8		ns	
t <sub>WH</sub>			HIGH		6		6		8		ns
	External Feedback		D-type	66.7		50		40		MHz	
		External Feedback	1/(ts + tco)	T-type	62.5		47.6		38.5		MHz
$f_{MAX}$	Frequency			D-type	76.9		66.6		47.6		MHz
	(Note 1) Internal Feedback (f <sub>CNT</sub> )	T-type	71.4		55.5		43.5		MHz		
		No Feedback	1/(twL + twH)		83.3		83.3		62.5		MHz
t <sub>AR</sub>	Asynchronous	Reset to Registered	Output			16		20		25	ns
t <sub>ARW</sub>	Asynchronous	Reset Width (Note 1	)		12		15		20		ns
t <sub>ARR</sub>	Asynchronous	Reset Recovery Tim	e (Note 1)		8		10		15		ns
t <sub>AP</sub>	Asynchronous	Preset to Registered	l Output			16		20		25	ns
t <sub>APW</sub>	Asynchronous	chronous Preset Width (Note 1)		12		15		20		ns	
<b>t</b> APR	Asynchronous	Asynchronous Preset Recovery Time (Note 1)		8		10		15		ns	
t <sub>EA</sub>	Input, I/O, or F	eedback to Output E	nable (Note 3)			12		15		20	ns
t <sub>ER</sub>	Input, I/O, or F	eedback to Output D	isable (Note 3)			12		15		20	ns

- 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.
- 2. See Switching Test Circuit, for test conditions.
- 3. Parameters measured with 16 outputs switching.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65°C to +150°C
Ambient Temperature With Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage –0.5 V to V <sub>CC</sub> + 0.5 V
DC Output or I/O
Pin Voltage $\dots -0.5 \text{ V}$ to V <sub>CC</sub> + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current $(T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}) \dots 200 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

#### **INDUSTRIAL OPERATING RANGES**

Ambient Temperature (T<sub>A</sub>)
Operating in Free Air ..... -40°C to +85°C
Supply Voltage (V<sub>CC</sub>)
with Respect to Ground ..... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS over INDUSTRIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Тур	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{CC} = \text{Min}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	2.4			٧
Vol	Output LOW Voltage	I <sub>OL</sub> = 16 mA, V <sub>CC</sub> = Min V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0			V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	V
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = 5.25 V, V <sub>CC</sub> = Max (Note 2)			10	μΑ
I₁∟	Input LOW Current	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = Max (Note 2)			-10	μΑ
l <sub>OZH</sub>	Off-State Output Leakage Current HIGH	V <sub>OUT</sub> = 5.25 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			10	μΑ
lozL	Off-State Output Leakage Current LOW	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = Max V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> (Note 2)			-10	μΑ
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>OUT</sub> = 0.5 V, V <sub>CC</sub> = Max (Note 3)	-30		-160	mΑ
lcc	Supply Current (Typical)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C, f = 25 MHz (Note 4)		95		mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I<sub>I</sub>L and I<sub>OZ</sub>L(or I<sub>I</sub>H and I<sub>OZ</sub>H).
- 3. Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second. VOUT= 0.5 V has been chosen to avoid test problems caused by tester ground degradation.
- 4. Measured with a 16-bit up/down counter pattern. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

## **CAPACITANCE (Note 1)**

Parameter Symbol	Parameter Description	Test Conditi	ons	Тур	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0 V	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$	6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 2.0 V	f = 1 MHz	8	pF

## **SWITCHING CHARACTERISTICS over INDUSTRIAL operating ranges (Note 2)**


Parameter					-1	14	-1	8	-24		
Symbol	Parameter De	scription			Min	Max	Min	Max	Min	Max	Unit
t <sub>PD</sub>		Input, I/O, or Feedback to Combinatorial Output (Note 3)				14.5		18		24	ns
ts		Setup Time from Input, I/O, or Feedback D-type		8.5		12		16		ns	
ıs	to Clock T-ty		T-type	10		13.5		17		ns	
tн	Hold Time			•	0		0		0		ns
tco	Clock to Outpu	ıt (Note 3)				10		12		14.5	ns
tw∟	Clock Width	Clock Width LOW		7.5		7.5		10		ns	
twH			HIGH		7.5		7.5		10		ns
	fMAX  Maximum Frequency (Note 1)  External Feedback 1/(ts+tco)  Internal Feedback (fcnt)	D-type	53.5		40		32		MHz		
		External Feedback	1/(ts+tco)	T-type	50		38		30		MHz
f <sub>MAX</sub>		/f \	D-type	61.5		53		38		MHz	
		T-type	57		44		34.5		MHz		
		No Feedback	1/(t <sub>WL</sub> + t <sub>WH</sub> )	•	66.5		66.5		50		MHz
tar	Asynchronous	Reset to Registered	Output			19.5		24		30	ns
t <sub>ARW</sub>	Asynchronous	Reset Width (Note 1	)		14.5		18		24		ns
tarr	Asynchronous	Reset Recovery Tim	e (Note 1)		10		12		18		ns
t <sub>AP</sub>	Asynchronous	Preset to Registered	Output			19.5		24		30	ns
t <sub>APW</sub>	Asynchronous	nchronous Preset Width (Note 1)		14.5		18		24		ns	
tapr	Asynchronous	Asynchronous Preset Recovery Time (Note 1)		10		12		18		ns	
tEA	Input, I/O, or F	eedback to Output E	nable (Note 3)			14.5		18		24	ns
tER	Input, I/O, or F	eedback to Output D	isable (Note 3)			14.5		18		24	ns

<sup>1.</sup> These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

<sup>2.</sup> See Switching Test Circuit, for test conditions.


<sup>3.</sup> Parameters measured with 16 outputs switching.

# TYPICAL CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS $V_{CC} = 5.0~V,~T_{A}~= 25^{\circ}C$




**Output, LOW** 

141271-4




14127I-5



141271-6

Input

# TYPICAL $I_{CC}$ CHARACTERISTICS $V_{CC}$ = 5 V, $T_A$ = 25°C



The selected "typical" pattern is a 16-bit up/down counter. This pattern is programmed in each PAL block and is capable of being loaded, enabled, and reset.

Maximum frequency shown uses internal feedback and a D-type register.

#### TYPICAL THERMAL CHARACTERISTICS


Measured at 25°C ambient. These parameters are not tested.

Parameter	Parameter Description		Тур	
Symbol			PLCC	Unit
θjc	Thermal impedance, junction to case		14	°C/W
$\theta$ ja	Thermal impedance, junction to ambient		39	°C/W
θ <sub>jma</sub> Thermal impeda ambient with air	Thermal impedance, junction to	200 Ifpm air	33	°C/W
	ambient with air flow	400 Ifpm air	30	°C/W
		600 Ifpm air	27	°C/W
		800 Ifpm air	25	°C/W


#### Plastic θ jc Considerations


The data listed for plastic  $\theta$  care for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta$  jc measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta$  jc tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.


#### **SWITCHING WAVEFORMS**





#### **Combinatorial Output**













- 1. VT = 1.5 V.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.

## **SWITCHING WAVEFORMS**




Latched Input (MACH 2 and 4)




Notes:

- 1. VT = 1.5 V.
- Input pulse amplitude 0 V to 3.0 V.
   Input rise and fall times 2 ns-4 ns typical.

#### **SWITCHING WAVEFORMS**






**Output Disable/Enable** 


- 1.  $V_T = 1.5 V$ .
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns-4 ns typical.

#### **KEY TO SWITCHING WAVEFORMS**



KS000010-PAL

#### **SWITCHING TEST CIRCUIT**



			Commercial		Measured
Specification	<b>S</b> 1	C∟	R <sub>1</sub>	<b>R</b> <sub>2</sub>	Output Value
tpd, tco	Closed				1.5 V
t <sub>EA</sub>	$Z \rightarrow H$ : Open $Z \rightarrow L$ : Closed	35 pF	300 Ω	390 Ω	1.5 V
ter	$H \rightarrow Z$ : Open $L \rightarrow Z$ : Closed	5 pF			$H \rightarrow Z: V_{OH} - 0.5 V$ $L \rightarrow Z: V_{OL} + 0.5 V$

<sup>\*</sup>Switching several outputs simultaneously should be avoided for accurate measurement.

#### **fMAX PARAMETERS**

The parameter f<sub>MAX</sub> is the maximum clock rate at which the device is guaranteed to operate. Because the flexibility inherent in programmable logic devices offers a choice of clocked flip-flop designs, f<sub>MAX</sub> is specified for three types of synchronous designs.


The first type of design is a state machine with feedback signals sent off-chip. This external feedback could go back to the device inputs, or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals ( $t_s + t_{CO}$ ). The reciprocal,  $f_{MAX}$ , is the maximum frequency with external feedback or in conjunction with an equivalent speed device. This  $f_{MAX}$  is designated " $f_{MAX}$  external."

The second type of design is a single-chip state machine with internal feedback only. In this case, flip-flop inputs are defined by the device inputs and flip-flop outputs. Under these conditions, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic to the flip-flop inputs. This  $f_{\text{MAX}}$  is designated " $f_{\text{MAX}}$  internal". A simple internal counter is a good example of this type of design; therefore, this parameter is sometimes called " $f_{\text{CNT}}$ ."

The third type of design is a simple data path application. In this case, input data is presented to the flip-flop and clocked through; no feedback is employed. Under these conditions, the period is limited by the sum of the data setup time and the data hold time ( $t_S + t_H$ ). However, a lower limit for the period of each  $f_{MAX}$  type is the minimum clock period ( $t_{WH} + t_{WL}$ ). Usually, this minimum clock period determines the period for the third  $f_{MAX}$ , designated " $f_{MAX}$  no feedback."

For devices with input registers, one additional  $f_{MAX}$  parameter is specified:  $f_{MAXIR}$ . Because this involves no feedback, it is calculated the same way as  $f_{MAX}$  no feedback. The minimum period will be limited either by the sum of the setup and hold times  $(t_{SIR} + t_{HIR})$  or the sum of the clock widths  $(t_{WICL} + t_{WICH})$ . The clock widths are normally the limiting parameters, so that  $f_{MAXIR}$  is specified as  $1/(t_{WICL} + t_{WICH})$ . Note that if both input and output registers are use in the same path, the overall frequency will be limited by  $t_{ICS}$ .

All frequencies except  $f_{\text{MAX}}$  internal are calculated from other measured AC parameters.  $f_{\text{MAX}}$  internal is measured directly.



#### **ENDURANCE CHARACTERISTICS**


The MACH families are manufactured using our advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in


bipolar parts. As a result, the device can be erased and reprogrammed, a feature which allows 100% testing at the factory.

#### **Endurance Characteristics**

Parameter Symbol	Parameter Description	Min	Units	Test Conditions
		10	Years	Max Storage Temperature
tor	Min Pattern Data Retention Time	20	Years	Max Operating Temperature
N	Max Reprogramming Cycles	100	Cycles	Normal Programming Conditions

## **INPUT/OUTPUT EQUIVALENT SCHEMATICS**






#### **POWER-UP RESET**

The MACH devices have been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will depend on the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the

wide range of ways  $V_{\text{CC}}$  can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- 1. The Vcc rise must be monotonic.
- 2. Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Max	Unit	
t <sub>PR</sub>	Power-Up Reset Time	10	μs	
ts	Input or Feedback Setup Time	See		
twL	Clock Width LOW	Characteris	- Switching Characteristics	



**Power-Up Reset Waveform** 

#### **USING PRELOAD AND OBSERVABILITY**

In order to be testable, a circuit must be both controllable and observable. To achieve this, the MACH devices incorporate register preload and observability.

In preload mode, each flip-flop in the MACH device can be loaded from the I/O pins, in order to perform functional testing of complex state machines. Register preload makes it possible to run a series of tests from a known starting state, or to load illegal states and test for proper recovery. This ability to control the MACH device's internal state can shorten test sequences, since it is easier to reach the state of interest.

The observability function makes it possible to see the internal state of the buried registers during test by overriding each register's output enable and activating the output buffer. The values stored in output and buried registers can then be observed on the I/O pins. Without this feature, a thorough functional test would be impossible for any designs with buried registers.


While the implementation of the testability features is fairly straightforward, care must be taken in certain instances to insure valid testing.

One case involves asynchronous reset and preset. If the MACH registers drive asynchronous reset or preset lines and are preloaded in such a way that reset or preset are asserted, the reset or preset may remove the preloaded data. This is illustrated in Figure 2. Care should be taken when planning functional tests, so that states that will cause unexpected resets and presets are not preloaded.

Another case to be aware of arises in testing combinatorial logic. When an output is configured as combinatorial, the observability feature forces the output into registered mode. When this happens, all product terms are forced to zero, which eliminates all combinatorial data. For a straight combinatorial output, the correct value will be restored after the preload or observe function, and there will be no problem. If the function implements a combinatorial latch, however, it relies on feedback to hold the correct value, as shown in Figure 3. As this value may change during the preload or observe operation, you cannot count on the data being correct after the operation. To insure valid testing in these cases, outputs that are combinatorial latches should not be tested immediately following a preload or observe sequence, but should first be restored to a known state.

All MACH 2 devices support both preload and observability.

Contact individual programming vendors in order to verify programmer support.






Figure 2. Preload/Reset Conflict

14127I-26





Figure 3. Combinatorial Latch

14127I-27

#### **PHYSICAL DIMENSIONS\***

### PL 044

## 44-Pin Plastic Leaded Chip Carrier (measured in inches)



<sup>\*</sup>For reference only. BSC is an ANSI standard for Basic Space Centering.