



**Features**

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed
  - 35 ns
- Low active power
  - 690 mW (commercial)
  - 770 mW (military)
- Low standby power
  - 140 mW
- TTL-compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

**Functional Description**

The CY2147 is a high-performance CMOS static RAM organized as 4096 by 1 bit. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and three-state drivers. The CY2147 has an automatic power-down feature, reducing the power consumption by 80% when deselected.


Writing to the device is accomplished when the chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW. Data on the input pin (DI) is written into the memory location specified on the address pins ( $A_0$  through  $A_{11}$ ).

Reading the device is accomplished by taking the chip enable ( $\overline{CE}$ ) LOW while write enable ( $\overline{WE}$ ) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the data output (DO) pin.

The output pin stays in high-impedance state when chip enable ( $\overline{CE}$ ) is HIGH or write enable ( $\overline{WE}$ ) is LOW.

2

SRAMS



**Selection Guide** (For higher performance and lower power, refer to CY7C147 data sheet.)

|                                |            | 2147-35 | 2147-45 | 2147-55 |
|--------------------------------|------------|---------|---------|---------|
| Maximum Access Time (ns)       |            | 35      | 45      | 55      |
| Maximum Operating Current (mA) | Commerical | 125     | 125     | 125     |
|                                | Military   |         | 140     | 140     |
| Maximum Standby Current (mA)   | Commerical | 25      | 25      | 25      |
|                                | Military   |         | 25      | 25      |

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

|                                                     |                   |
|-----------------------------------------------------|-------------------|
| Storage Temperature .....                           | - 65°C to + 150°C |
| Ambient Temperature with Power Applied .....        | - 55°C to + 125°C |
| Supply Voltage to Ground Potential .....            | - 0.5V to + 7.0V  |
| DC Voltage Applied to Outputs in High Z State ..... | - 0.5V to + 7.0V  |
| DC Input Voltage .....                              | - 3.0V to + 7.0V  |
| Output Current into Outputs (Low) .....             | 20 mA             |

|                                |                                        |
|--------------------------------|----------------------------------------|
| Static Discharge Voltage ..... | > 2001V (per MIL-STD-883, Method 3015) |
| Latch-Up Current .....         | > 200 mA                               |

### Operating Range

| Range                   | Ambient Temperature | V <sub>CC</sub> |
|-------------------------|---------------------|-----------------|
| Commercial              | 0°C to + 70°C       | 5V ± 10%        |
| Military <sup>[1]</sup> | - 55°C to + 125°C   | 5V ± 10%        |

### Electrical Characteristics Over the Operating Range<sup>[2]</sup>

| Parameters       | Description                                                 | Test Conditions                                          | 2147  |                 | Units |
|------------------|-------------------------------------------------------------|----------------------------------------------------------|-------|-----------------|-------|
|                  |                                                             |                                                          | Min.  | Max.            |       |
| V <sub>OH</sub>  | Output HIGH Voltage                                         | V <sub>CC</sub> = Min., I <sub>OH</sub> = - 4.0 mA       | 2.4   |                 | V     |
| V <sub>OL</sub>  | Output LOW Voltage                                          | V <sub>CC</sub> = Min., I <sub>OL</sub> = 12.0 mA        |       | 0.4             | V     |
| V <sub>IH</sub>  | Input HIGH Voltage                                          |                                                          | 2.0   | V <sub>CC</sub> | V     |
| V <sub>IL</sub>  | Input LOW Voltage                                           |                                                          | - 3.0 | 0.8             | V     |
| I <sub>IX</sub>  | Input Load Current                                          | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>                   | - 10  | + 10            | μA    |
| I <sub>IOZ</sub> | Output Leakage Current                                      | GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled | - 50  | + 50            | μA    |
| I <sub>OS</sub>  | Output Short Circuit Current <sup>[3]</sup>                 | V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND           |       | - 350           | mA    |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current                    | V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA          | Com'l | 125             | mA    |
|                  |                                                             |                                                          | Mil   | 140             |       |
| I <sub>SB</sub>  | Automatic $\overline{CE}$ Power-Down Current <sup>[4]</sup> | Max. V <sub>CC</sub> , $\overline{CE} \geq V_{IH}$       | Com'l | 25              | mA    |
|                  |                                                             |                                                          | Mil   | 25              |       |


### Capacitance<sup>[5]</sup>

| Parameters       | Description        | Test Conditions                                          | Max. | Units |
|------------------|--------------------|----------------------------------------------------------|------|-------|
| C <sub>IN</sub>  | Input Capacitance  | T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V | 8    | pF    |
| C <sub>OUT</sub> | Output Capacitance |                                                          | 8    | pF    |


#### Notes:

- T<sub>A</sub> is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- Duration of the short circuit should not exceed 30 seconds.
- A pull-up resistor to V<sub>CC</sub> on the  $\overline{CE}$  input is required to keep the device deselected during V<sub>CC</sub> power-up, otherwise I<sub>SB</sub> will exceed values given.
- Tested initially and after any design or process changes that may affect these parameters.

### AC Test Loads and Waveforms



2147-3



2147-4

Switching Characteristics Over the Operating Range<sup>[2,6]</sup>

| Parameters                        | Description                                      | 2147-35 |      | 2147-45 |      | 2147-55 |      | Units |
|-----------------------------------|--------------------------------------------------|---------|------|---------|------|---------|------|-------|
|                                   |                                                  | Min.    | Max. | Min.    | Max. | Min.    | Max. |       |
| <b>READ CYCLE</b>                 |                                                  |         |      |         |      |         |      |       |
| $t_{RC}$                          | Read Cycle Time                                  | 35      |      | 45      |      | 55      |      | ns    |
| $t_{AA}$                          | Address to Data Valid                            |         | 35   |         | 45   |         | 55   | ns    |
| $t_{OHA}$                         | Output Hold from Address Change                  | 5       |      | 5       |      | 5       |      | ns    |
| $t_{ACE}$                         | $\overline{CE}$ LOW to Data Valid                |         | 35   |         | 45   |         | 55   | ns    |
| $t_{LZCE}$                        | $\overline{CE}$ LOW to Low Z <sup>[7]</sup>      | 5       |      | 5       |      | 5       |      | ns    |
| $t_{HZCE}$                        | $\overline{CE}$ HIGH to High Z <sup>[7, 8]</sup> |         | 30   |         | 30   |         | 30   | ns    |
| $t_{PU}$                          | $\overline{CE}$ LOW to Power-Up                  | 0       |      | 0       |      | 0       |      | ns    |
| $t_{PD}$                          | $\overline{CE}$ HIGH to Power-Down               |         | 20   |         | 20   |         | 20   | ns    |
| <b>WRITE CYCLE</b> <sup>[9]</sup> |                                                  |         |      |         |      |         |      |       |
| $t_{WC}$                          | Write Cycle Time                                 | 35      |      | 45      |      | 55      |      | ns    |
| $t_{SCE}$                         | $\overline{CE}$ LOW to Write End                 | 35      |      | 45      |      | 45      |      | ns    |
| $t_{AW}$                          | Address Set-Up to Write End                      | 35      |      | 45      |      | 45      |      | ns    |
| $t_{HA}$                          | Address Hold from Write End                      | 0       |      | 0       |      | 10      |      | ns    |
| $t_{SA}$                          | Address Set-Up to Write Start                    | 0       |      | 0       |      | 0       |      | ns    |
| $t_{PWE}$                         | $\overline{WE}$ Pulse Width                      | 20      |      | 25      |      | 25      |      | ns    |
| $t_{SD}$                          | Data Set-Up to Write End                         | 20      |      | 25      |      | 25      |      | ns    |
| $t_{HD}$                          | Data Hold from Write End                         | 10      |      | 10      |      | 10      |      | ns    |
| $t_{HZWE}$                        | $\overline{WE}$ LOW to High Z <sup>[7]</sup>     |         | 20   |         | 25   |         | 25   | ns    |
| $t_{LZWE}$                        | $\overline{WE}$ HIGH to Low Z <sup>[7, 8]</sup>  | 0       |      | 0       |      | 0       |      | ns    |

Notes:


- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance.
- At any given temperature and voltage condition,  $t_{HZ}$  is less than  $t_{LZ}$  for all devices.
- $t_{HZCE}$  and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and

either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

- $\overline{WE}$  is HIGH for read cycle.
- Device is continuously selected,  $\overline{CE} = V_{IL}$ .
- Address valid prior to or coincident with  $\overline{CE}$  transition low.
- If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

Switching Waveforms

Read Cycle No. 1<sup>[10,11]</sup>




2147-5

2  
SRAMS


Switching Waveforms (continued)

Read Cycle No. 2<sup>[10, 12]</sup>




2147-6

Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[9]</sup>



2147-7

Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>[9, 13]</sup>



2147-8

### Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|------------|---------------|--------------|-----------------|
| 35         | CY2147-35PC   | P3           | Commercial      |
|            | CY2147-35DC   | D4           |                 |
| 45         | CY2147-45PC   | P3           | Commercial      |
|            | CY2147-45DC   | D4           |                 |
|            | CY2147-45DMB  | D4           | Military        |
| 55         | CY2147-55PC   | P3           | Commercial      |
|            | CY2147-55DC   | D4           |                 |
|            | CY2147-55DMB  | D4           | Military        |

### MILITARY SPECIFICATIONS

#### Group A Subgroup Testing

#### DC Characteristics

| Parameters           | Subgroups |
|----------------------|-----------|
| V <sub>OH</sub>      | 1, 2, 3   |
| V <sub>OL</sub>      | 1, 2, 3   |
| V <sub>IH</sub>      | 1, 2, 3   |
| V <sub>IL Max.</sub> | 1, 2, 3   |
| I <sub>IX</sub>      | 1, 2, 3   |
| I <sub>OZ</sub>      | 1, 2, 3   |
| I <sub>CC</sub>      | 1, 2, 3   |
| I <sub>SB1</sub>     | 1, 2, 3   |

#### Switching Characteristics

| Parameters         | Subgroups       |
|--------------------|-----------------|
| <b>READ CYCLE</b>  |                 |
| t <sub>RC</sub>    | 7, 8, 9, 10, 11 |
| t <sub>AA</sub>    | 7, 8, 9, 10, 11 |
| t <sub>OHA</sub>   | 7, 8, 9, 10, 11 |
| t <sub>ACE</sub>   | 7, 8, 9, 10, 11 |
| <b>WRITE CYCLE</b> |                 |
| t <sub>WC</sub>    | 7, 8, 9, 10, 11 |
| t <sub>SCE</sub>   | 7, 8, 9, 10, 11 |
| t <sub>AW</sub>    | 7, 8, 9, 10, 11 |
| t <sub>HA</sub>    | 7, 8, 9, 10, 11 |
| t <sub>SA</sub>    | 7, 8, 9, 10, 11 |
| t <sub>PWE</sub>   | 7, 8, 9, 10, 11 |
| t <sub>SD</sub>    | 7, 8, 9, 10, 11 |
| t <sub>HD</sub>    | 7, 8, 9, 10, 11 |

Document #: 38-00023-B