



High-Efficiency, Fast-Transient, 3A, 4.2V-20V Input Synchronous Step-down Converter in a QFN12 (2x3mm) Package

## DESCRIPTION

The MP28248 is a fully-integrated, highefficiency, synchronous, step-down, switch mode converter. It offers a very compact solution that can achieve a 3A continuous output current over a wide input supply range with excellent load and line regulation. The MP28248 operates at high efficiency over a wide output-current load range.

Constant-On-Time control mode provides fast transient response and eases loop stabilization.

Full protective features include short-circuit protection, over-current protection, over-voltage protection, under-voltage protection, and thermal shutdown.

The MP28248 requires a minimal number of readily-available standard external components.

This device is available in a space-saving 2mmx3mm 12-pin QFN package.

TYPICAL APPLICATION

## **FEATURES**

- Wide 4.2V to 20V Operating Input Range
- 3A Output Current
- Low R<sub>DS</sub>(ON) Internal Power MOSFETs
- Proprietary Switching-Loss Reduction
   Technique
- Soft Startup/Shutdown
- Programmable Switching Frequency
  SCP, OCP, UVP, OVP, and Thermal
- Shutdown
- Output Adjustable from 0.815V to 13V
- Available in a QFN12 (2mmx3mm) Package

## **APPLICATIONS**

Networking SystemsDistributed Power Systems

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under the Products, Quality Assurance page.

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

#### Efficiency vs. Load Current Vo=1.2V 100 BST VIN 🛛 90 C3 MP28248 L1 10µF 1µF VOUT 1.2V 2μH 2,10 80 sw EFFICIENCY(% 8 FREQ R1 -^/\ R4 4 vcc 17 4k C5 70 1μΕ FB 22UF\*2 ΕN R2 60 SS GND Œ 1,11,12 50 40 0.01 01 10 1 OUTPUT CURRENT(A)



#### Part Number Package Top Marking MP28248GD\* QFN12 (2x3mm) ACR \*For Tape & Reel, add suffix -Z (e.g. MP28248GD-Z). PACKAGE REFERENCE **TOP VIEW** GND 12 (11 GND GND 10 SW SW SW BST 3 (<u>9</u> IN VCC <u>8</u> FREQ 5 ΕN FR 6 SS QFN12 (2x3mm) Thermal Resistance (4) ABSOLUTE MAXIMUM RATINGS (1) θ.JA $\theta_{JC}$

## ORDERING INFORMATION

#### V<sub>sw</sub> .....-0.3V to (V<sub>IN</sub> + 0.3V) All Other Pins ......-0.3V to +6V Continuous Power Dissipation $(T_A = 25^{\circ}C)^{(2)}$

## Recommended Operating Conditions <sup>(3)</sup>

Supply Voltage VIN ...... 4.2V to 20V Output Voltage V<sub>OUT</sub>......0.815V to 13V Maximum Junction Temp. (T<sub>J</sub>)...-40°C to 125°C

Storage Temperature.....-65°C to +150°C

2)

Notes: 1) Exceeding these ratings may damage the device.

The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-toambient thermal resistance  $\theta_{JA}$ , and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_{\rm D}$  (MAX) = (T\_J (MAX)-T\_A)/\theta\_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.

The device is not guaranteed to function outside of its 3) operating conditions.

Measured on JESD51-7, 4-layer PCB. 4)

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.

## **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 12V,  $T_A$  = 25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Supply current (shutdown)	l <sub>in</sub>	V <sub>EN</sub> = 0V		0		μA
Supply current (quiescent)	la	V <sub>EN</sub> = 2V, V <sub>FB</sub> = 0.9V		440	490	μA
HS switch-on resistance <sup>(5)</sup>	HS <sub>RDS-ON</sub>			120		mΩ
LS switch-on resistance <sup>(5)</sup>	LS <sub>RDS-ON</sub>			50		mΩ
Switch leakage	SWLKG	$V_{EN}$ = 0V, $V_{SW}$ = 0V or 12V		0	1	μA
Current limit	I <sub>limit</sub>	After Soft-Start time-out	4	5		А
		R <sub>7</sub> = 600kΩ, V <sub>OUT</sub> = 1.2V		480		ns
One-shot on-time	ton	R <sub>7</sub> = 200kΩ, V <sub>OUT</sub> = 1.2V		160		ns
		R <sub>7</sub> = 120kΩ, Vout = 1.2V		100		ns
Minimum off time	toff			125		ns
Fold-back off Time <sup>(5)</sup>	t <sub>FB</sub> -OCP	IL=ILIM=1 FB=0.6V		5	μs	
	t <sub>FB</sub> -SCP	IL=ILIM=1 FB=0.2V		10		μs
OCP hold-off time <sup>(5)</sup>	toc	IL=ILIM=1 FB=0.6V		50		μs
Feedback voltage	V <sub>FB</sub>	T <sub>A</sub> =25°C	807	815	823	mV
Feedback current	I <sub>FB</sub>	V <sub>FB</sub> =815mV		30	50	nA
EN rising threshold	ENvth-Hi		1.05	1.3	1.6	V
EN threshold hysteresis	EN∨th-Hys			500		mV
EN input current	I <sub>EN</sub>	V <sub>EN</sub> = 2V		1.5		μA
	IEN	V <sub>EN</sub> = 0V		0		μA
Soft-start charging current	ISS	VSS = 0V		14		μA
Soft stop charging current	ISS	VSS=0.815V		4.5		μA
V <sub>IN</sub> under-voltage lockout threshold rising	INUVvth		$\checkmark$	5	3.1	V
V <sub>IN</sub> under-voltage lockout threshold hysteresis	INUV <sub>HYS</sub>			300		mV
Thermal shutdown	T <sub>SD</sub>			150		°C
Thermal shutdown hysteresis	TSD-HYS			25		°C

Note:


5) Guaranteed by design and characterization




## **PIN FUNCTIONS**

QFN12 (2x3mm) Pin #	Name	Description
1, 11, 12	GND	System Ground. Reference ground for the regulated output voltage. Requires special consideration during PCB layout.
2, 10, exposed pad	SW	Switch Output. Connect using wide PCB traces.
3	BST	Bootstrap. Requires a capacitor connected between SW and BST pins to form a floating supply across the high-side switch driver.
4	VCC	Internal Bias Supply. Decouple with a $1\mu$ F ceramic capacitor as close to the pin as possible.
5	EN	EN = 1 to enable the MP28248. For automatic start-up, connect EN pin to VIN with a pull-up resistor.
6	SS	Soft-Start. Connect an external SS capacitor to program the soft-start time for the switch mode regulator. When the EN pin goes high, an internal current source (14 $\mu$ A) charges up the SS capacitor and the SS voltage smoothly ramps up from 0 to V <sub>FB</sub> . When the EN pin goes low, an internal current source (4.5 $\mu$ A) discharges the SS capacitor and the SS voltage smoothly drops.
7	FB	Feedback. Sets the output voltage when connected to the tap of an external resistor divider that is connected between output and GND.
8	FREQ	Frequency. Set during CCM operation. Connect a resistor $R_7$ to IN to set the switching frequency. Decouple with a 1nF capacitor.
9	IN	Supply Voltage. The MP28248 operates from a +4.2V to +20V input rail. Requires C1 to decouple the input rail. Use wide PCB traces and multiple vias to make the connection.


크노크




MP28248 Rev 1.0 www.MonolithicPower.com 1/21/2020 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



## **TYPICAL PERFORMANCE CHARACTERISTICS**




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.



www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.




#### MP28248 Rev 1.0 1/21/2020

느느

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved. 9

## **BLOCK DIAGRAM**



## **OPERATION**


#### **PWM Operation**

The MP28248 is a fully-integrated, synchronous, rectified, step-down switch converter. The device uses constant-on-time (COT) control to provide fast transient response and easv loop stabilization. At the beginning of each cycle, the MOSFET (HS-FET) high-side turns ON whenever the feedback voltage (V<sub>FB</sub>) is lower than the reference voltage ( $V_{REF}$ )—a low  $V_{FB}$ indicates insufficient output voltage. The input voltage and the frequency-set resistor determine the ON period as follows:

$$t_{\rm ON} = \frac{9.3 \times R_7(k\Omega)}{V_{\rm IN}(V) - 0.4} + 40(ns)$$
(1)

After the ON period elapses, the HS-FET enters the OFF state. By cycling HS-FET between the ON and OFF states, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) turns on when the HS-FET is in its OFF state to minimize the conduction loss.


Shoot-through occurs when both the HS-FET and the LS-FET are turned on at the same time, causing a dead short between input and GND. Shoot-through dramatically reduces efficiency, and the MP28248 avoids this by internally generating a dead-time (DT) between when HS-FET turns off and LS-FET turns on, and when LS-FET turns off and HS-FET turns on.



During heavy-load operation—when the output current is high—the MP28248 enters continuousconduction mode (CCM) where the HS-FET and LS-FET repeat the on/off operation described for PWM operation, the inductor current never goes to zero, and the switching frequency  $(f_{SW})$  is fairly constant. Figure 2 shows the timing diagram during this operation.

#### Light-Load Operation

During light-load operation—when the output current is low—the MP28248 reduces the switching frequency to maintain high efficiency, and the inductor current drops near zero. When the inductor current reaches zero, the LS-FET driver goes into tri-state (high Z). The current modulator controls the LS-FET and limits the inductor current to around -1mA as shown in Figure 3. Hence, the output capacitors discharge slowly to GND through LS-FET, R1, and R2. This operation greatly improves device efficiency when the output current is low.




#### Figure 3: Light-Load Operation

Light-load operation is also called skip mode because the HS-FET does not turn on as frequently as during heavy-load conditions. The frequency at which the HS-FET turns on is a function of the output current—as the output current increases, the time period that the current modulator regulates becomes shorter, and the HS-FET turns on more frequently. The switching frequency increases in turn. The output current reaches the critical level when the current modulator time is zero, and can be determined using the following equation:

$$I_{OUT} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times f_{SW} \times V_{IN}}$$
(2)

The device reverts to PWM mode once the output current exceeds the critical level. After that, the switching frequency stays fairly constant over the output current range.



#### Figure 4: Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection with a rising threshold of 2.2V and a hysteresis of 150mV. The bootstrap capacitor is charged from VCC through N1 (Figure 4). N1 turns on when the LS-FET turns on and turns off when the LS-FET turns off.

#### **Switching Frequency**

MP28248 uses constant-on-time control because there is no dedicated oscillator in the IC. The input voltage is feed-forwarded to the on-time one-shot timer through the resistor  $R_7$ . The duty ratio is kept as  $V_{OUT}/V_{IN}$ , and the switching frequency is fairly constant over the input voltage range. The switching frequency can be determined with the following equation:


$$f_{SW}(kHz) = \frac{10^{6}}{\frac{9.3 \times R_{7}(k\Omega)}{V_{IN}(V) - 0.4} \times \frac{V_{IN}(V)}{V_{OUT}(V)} + t_{DELAY}(ns)}}$$
(3)

Where  $t_{\text{DELAY}}$  is the comparator delay, and equals approximately 40ns.

MP28248 is optimized to operate at high switching frequency with high efficiency. High switching frequency makes it possible to use small-sized LC filter components to save system PCB space.


### Jitter and FB Ramp Slope

Jitter occurs in both PWM and skip modes when the noise in the  $V_{FB}$  ripple propagates a delay to the HS-FET driver, as shown in Figure 5 and Figure 6. Jitter can affect system stability, with noise immunity proportional to the steepness of  $V_{FB}$ 's downward slope. However,  $V_{FB}$  ripple does not directly affect noise immunity.



## Ramp with Large ESR Capacitor

For POSCAP or other types of capacitors with large ESR as the output capacitors, the ESR ripple dominates the output ripple, and the slope on the FB is related to the ESR. Figure 7 shows an equivalent circuit in PWM mode with the HS-FET off and without an external ramp circuit. Go to the application information section for design recommendations for large ESR capacitors.



#### Figure 7: Simplified Circuit in PWM Mode without External Ramp Compensation

To realize a stable output without an external ramp, select an ESR value using the following equation:

$$R_{ESR} \ge \frac{\frac{t_{SW}}{0.7 \times \pi} + \frac{t_{ON}}{2}}{C_{OUT}}$$
(4)


Where t<sub>SW</sub> is the switching period.

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved. 12

#### Ramp with small ESR Capacitor

When using ceramic output capacitors, the ESR is insufficient to stabilize the system and requires external ramp compensation. The application section discusses this in further depth.



#### Figure 8: Simplified Circuit in PWM Mode with External Ramp Compensation

Figure 8 shows a simplified external ramp compensation circuit (R4 and C4) for PWM mode, with the HS-FET off. Chose R1, R2, and C4 of the external ramp to meet the following condition:

$$\frac{1}{2\pi \times \mathbf{f}_{\mathrm{SW}} \times \mathbf{C}_{4}} < \frac{1}{5} \times \left(\frac{\mathbf{R}_{1} \times \mathbf{R}_{2}}{\mathbf{R}_{1} + \mathbf{R}_{2}} + \mathbf{R}_{9}\right)$$
(5)

Where:

$$\mathbf{I}_{\mathsf{R4}} = \mathbf{I}_{\mathsf{C4}} + \mathbf{I}_{\mathsf{FB}} \approx \mathbf{I}_{\mathsf{C4}} \tag{6}$$

And  $V_{RAMP}$  on  $V_{FB}$  can then be estimated as:

$$V_{\text{RAMP}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{R_4 \times C_4} \times t_{\text{ON}} \times \frac{R_1 / / R_2}{R_1 / / R_2 + R_9}$$
(7)

The downward slope of the  $V_{\text{FB}}$  ripple then follows:

$$V_{\text{SLOPE1}} = \frac{-V_{\text{RAMP}}}{t_{\text{off}}} = \frac{-V_{\text{OUT}}}{R_4 \times C_4}$$
(8)


As shown in equation 8, either reduce R4 or C4 if there is instability in PWM mode. If C4 can not be reduced further due to limitation from equation 5, then reduce R4. For stable PWM operation, design  $V_{slope1}$  based on equation 9.

$$-V_{\text{slope1}} \geq \frac{\frac{t_{\text{SW}}}{0.7 \times \pi} + \frac{t_{\text{ON}}}{2} - R_{\text{ESR}}C_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} V_{\text{OUT}} + \frac{lo(mA)}{t_{\text{SW}} - t_{\text{on}}} (9)$$

Where Io is the load current.

In skip mode, the downward slope of the  $V_{FB}$  ripple is the same whether the external ramp is

used or not. Figure 9 shows the simplified circuit of the skip mode when both the HS-FET and LS-FET are off.



#### Figure 9: Simplified Circuit in Skip Mode

The downward slope of the  $V_{FB}$  ripple in skip mode can be determined as follow:

$$V_{\text{SLOPE2}} = \frac{-V_{\text{REF}}}{((R_1 + R_2) / / Ro) \times C_{\text{OUT}}}$$
(10)

Where Ro is the equivalent load resistor.

As shown in Figure 6,  $V_{SLOPE2}$  in skip mode is lower than that is in the PWM mode, so generally the jitter in skip mode is larger. For a system with less jitter in light-load condition, select smaller  $V_{FB}$  resistors, though smaller resistors decrease the light-load efficiency.

When using a large-ESR capacitor on the output, add a  $10\mu$ F or smaller ceramic capacitor in parallel to minimize ESL effects.

#### Soft-Start/Stop

The MP28248 employs a soft start/stop (SS) mechanism to ensure smooth output during power up and power shut-down. When the EN pin goes high, an internal current source (14 $\mu$ A) charges up the external SS cap. The SS cap voltage takes over the REF voltage to the PWM comparator. The output voltage smoothly ramps up with the SS voltage. Once the SS voltage reaches V<sub>REF</sub>, it continues to ramp up while the PWM comparator only compares the V<sub>REF</sub> and the V<sub>FB</sub>. At this point, the soft start finishes and it enters into steady state operation.

When the EN pin goes low, an internal  $4.5\mu$ A current source discharges the external SS cap voltage. Once the SS voltage falls below the V<sub>REF</sub>, the PWM comparator will only compare the V<sub>FB</sub> to the SS voltage. The output voltage will decrease smoothly with the SS voltage until the voltage level zeros out at high load. The SS cap value can be determined as follows:

$$C_{\text{SS}}(nF) = \frac{t_{\text{SS}}(ms) \times I_{\text{SS}}(\mu A)}{V_{\text{REF}}(V)}$$
(11)

If the output capacitors are large, avoid setting a short SS time to avoid hitting the current limit during SS. Table 1 lists SS times with different external capacitor value.

Table 1: Soft-Start Time vs. Capacitor Value

tss(ms)	Css(nF)
0.58	10
1.92	33
2.74	47
3.96	68
5.82	100

# Over-Current Protection and Short-Circuit Protection

The MP28248 has cycle-by-cycle over-current limit control that monitors the inductor current during the HS-FET ON state. Once the inductor current exceeds the current limit, the HS-FET turns off. At the same time, the OCP timer—set at 50µs—starts. OCP will trigger if the current reaches or exceeds the current limit every cycle during those 50µs, and the MP28248 enters hiccup mode to periodically restart the part.

If  $V_{FB} < 0.5xV_{REF}$  and the current hits its limit, the MP28248 triggers the short-circuit protection (SCP) immediately and the MP28248 enters hiccup mode to periodically restart the part.

If  $V_{FB} < 0.5 x V_{REF}$  and the inductor current peak value exceeds the set current limit threshold, MP28248 enters hiccup mode to periodically restart the part. This protection mode is especially useful when the output shorts to ground, greatly reducing the average short-circuit current and any thermal build-up to protect the regulator. The MP28248 exits the hiccup mode once the over current condition is removed.

### **Over-Voltage Protection (OVP)**

MP28248 monitors the output voltage through the tap of a resistor divider connected to FB. When  $V_{FB}$  exceeds  $1.25 \times V_{REF}$ , MP28248 triggers OVP. LS-FET is then left on, while the HS-FET is off. Exiting OVP requires power cycling the MP28248.

#### **UVLO** protection

MP28248 has UVLO protection. When  $V_{\text{IN}}$  exceeds the UVLO rising threshold voltage, the

MP28248 Rev 1.0 1/21/2020 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.

chip powers up. It shuts off when  $V_{IN}$  is less than the UVLO falling threshold voltage. This is nonlatch protection.


#### **Thermal Shutdown**

The junction temperature of the IC is monitored internally. If the junction temperature exceeds the threshold value (typically 150°C), the converter shuts off. This is non-latch protection. There is about 25°C hysteresis. Once the junction temperature drops to around 125°C, it initiates a soft start.

## **APPLICATION INFORMATION**

# Setting the Output Voltage—Large ESR Capacitors

For applications that use electrolytic or POS capacitors as output capacitors, the output voltage is set by feedback resistors R1 and R2 as shown in Figure 10.



#### Figure 10: Simplified Circuit of POS Capacitor

To design the feedback circuit, first select a value for R2: a small R2 will lead to considerable quiescent current loss while a large R2 makes the FB pin noise-sensitive. For best results, choose a value between  $5k\Omega$  and  $50k\Omega$  for R2, and choose a comparatively larger R2 when Vo is low—e.g. 1.05V—and a smaller R2 when Vo is high. Then determine R1 using the following equation that takes the output ripple into consideration:

$$\mathbf{R}_{1} = \frac{\mathbf{V}_{\text{OUT}} - \frac{1}{2}\Delta \mathbf{V}_{\text{OUT}} - \mathbf{V}_{\text{REF}}}{\mathbf{V}_{\text{REF}}} \cdot \mathbf{R}_{2} \quad (12)$$

Where  $\Delta V_{out}$  is the output ripple determined by equation 21.

Setting the Output Voltage—Small ESR Capacitors




Figure 11: Simplified Circuit with Ceramic Capacitor

When using a low-ESR ceramic capacitors on the output, add an external voltage ramp to the FB pin. As Figure 11 shows, the resistive divider and the ramp voltage,  $V_{RAMP}$ , influences the output voltage. As discussed in the previous section, the  $V_{RAMP}$  can be calculated as per

equation 7. Select an appropriate R2: typically in the range of  $5k\Omega$  to  $50k\Omega$  for most applications; use a relatively large R2 when V<sub>0</sub> is low—e.g.,1.05V—and a small R2 when V<sub>0</sub> is high. Determine R1 as follows:



Where  $V_{FB(AVG)}$  is the average value on the FB pin. Its value in skip mode is lower than in PWM mode, meaning load regulation is strictly conditional to to the  $V_{FB(AVG)}$ . Line regulation is also related to  $V_{FB(AVG)}$ . For improved load or line regulation, use a lower  $V_{RAMP}$  as per equation 9.

For PWM mode, use the following equation to determine  $V_{FB(AVG)}$ :

$$V_{FB(AVG)} = V_{REF} + \frac{1}{2}V_{RAMP} \times \frac{R_1 //R_2}{R_1 //R_2 + R_9}$$

Typically R9 is  $0\Omega$ , but the appropriate non-zero value, as per equation 15, improves noise immunity. Select a value that is around  $0.2 \times R1/R2$  to minimize its effect on V<sub>RAMP</sub>.

$$\mathsf{R}_{9} = \frac{1}{2\pi \times \mathsf{C}_{4} \times 2\mathsf{f}_{\mathrm{SW}}} \tag{15}$$

14)

To simplify the calculation of R1 for equation 14, add a DC-blocking capacitor,  $C_{DC}$ , to filter the DC influence from R4 and R9. Figure 12 shows a simplified circuit with external ramp compensation and a DC-blocking capacitor. Approximating R1 is now much easier with  $C_{DC}$  using equation 16 for PWM mode.

$$R_{1} = \frac{(V_{OUT} - V_{REF} - \frac{1}{2}V_{RAMP})}{V_{REF} + \frac{1}{2}V_{RAMP}}R_{2}$$
(16)

Select a  $C_{DC}$  value at least 10× the value of C4 for better DC blocking, though do not select a  $C_{DC}$  that exceeds  $0.47\mu$ F to avoid long start-up times. Larger  $C_{DC}$  values improve FB noise immunity when combined with smaller R1 and R2 values to limit system start-up effects. Note that even with  $C_{DC}$ , the load and line regulation are still  $V_{RAMP}$ -related.




Figure 12: Simplified Ceramic Capacitor Circuit with DC Blocking Capacitor

#### **Input Capacitor**

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply the AC current to the step-down converter while maintaining the DC input voltage. Ceramic capacitors are recommended for best performance and should be placed as close to the  $V_{IN}$  pin as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable with temperature fluctuations.

The capacitors must also have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated as follows:

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(17)

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , where:

$$l_{CIN} = \frac{l_{OUT}}{2}$$
(18)

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose the input capacitor that meets the specification.

The input voltage ripple can be estimated as follows:

$$\Delta V_{\rm IN} = \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times \left(1 - \frac{V_{\rm OUT}}{V_{\rm IN}}\right)$$
(19)

Under worst-case conditions where  $V_{IN} = 2V_{OUT}$ :

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{f_{SW} \times C_{IN}}$$
(20)

#### **Output Capacitor**

The output capacitor maintains the DC output voltage. Use ceramic or POSCAP capacitors for best results. The output voltage ripple can be estimated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times f_{\text{SW}} \times C_{\text{OUT}}}) (21)$$

For ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated as:

$$V_{\text{out}} = \frac{V_{\text{out}}}{8 \times f_{\text{sw}}^2 \times L \times C_{\text{out}}} \times (1 - \frac{V_{\text{out}}}{V_{\text{IN}}})$$
(22)

The output voltage ripple caused by ESR is very small and requires an external ramp to stabilize the system. The external ramp can be generated through resistor R4 and capacitor C4 following equations 5, 8 and 9.

For POSCAP capacitors, the ESR dominates the impedance at the switching frequency. The ramp voltage generated from the ESR is high enough to stabilize the system and therefore does not need an external ramp. Use a minimum ESR value of around  $12m\Omega$  to ensure stable converter operation. For simplification, the output ripple can be approximated as:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}} \quad (23)$$

The application design must also consider the maximum output capacitor value. If the output capacitor value is too high, the output voltage can't reach the designated value during the softstart time, and then the device will fail to regulate. The maximum output capacitor value  $C_{O_MAX}$  can be approximately by:

$$C_{O_{MAX}} = (I_{LIM_{AVG}} - I_{OUT}) \times t_{ss} / V_{OUT}$$
 (24)

Where  $I_{\text{LIM}_{AVG}}$  is the average start-up current during soft-start period and  $t_{ss}$  is the soft-start time.

www.MonolithicPower.com

20 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2020 MPS. All Rights Reserved.

0.4 01/1/

#### Inductor

The inductor supplies constant current to the output load while being driven by the switched input voltage. A larger-value inductor will result in less ripple current that will result in lower output ripple voltage. However, a larger-value inductor will have a larger physical footprint, higher series resistance, and/or lower saturation current. A good rule for determining the inductance value is to design the peak-to-peak ripple current in the inductor to be in the range of 30% to 40% of the maximum output current, and that the peak inductor current is below the maximum switch current limit. The inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_{SW} \times \Delta I_{I}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(25)

Where  $\Delta I_{L}$  is the peak-to-peak inductor ripple current.

The inductor should not saturate under the maximum inductor peak current, where the peak inductor current can be calculated by:

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2f_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(26)

#### **Design Example**


Some design examples with typical outputs are provided in the following tables:

## Typical Application Schematic

Table 2: 1.2V Vουτ (L = 2μH)															
	VIN	νοι	пΙ	R7		R4		1	R1		R2		Fsw		
	(V)	(V)	) (	Ω)	(Ω)		(F)		(Ω)		(Ω)		(	Hz)	
	12	1.2	2 3	01k	1k 80		220	0p 17.		4k 40		).2k 🔽		40k	
Table 3: 1.8V Vоит (L = 2µН)															
	VIN		Vou	R	7 R		4			24 R1		R2		Fsw	
	(V)		(V)	(Ω	2)	(Ω)				(Ω	2) (Ω)		(Hz)		
	12		1.8	40	2k	64	9k	22	20p	30	k 2	24.3	k {	500k	
Та	ble 4	: 2.	5V \	/оит	(L	= 2	2μH	)							
	VIN	Vou			R4		C	C4 R1		R1	R2		Fsw		
	(V)	(V)	(9	Ω)	(	(Ω)		F)	(	Ω)		(Ω)		(Hz)	
	12	2.5	49	9k	499k		33	0p	p 21.5k		10k		544k		
Та	ble 5	5: 3.	3V \	OUT	(L	= 4	ι.7μ	H)							
Ī	VIN	Vou	F	27	7 F			C4		R1		R	2	$\mathbf{F}_{\text{SW}}$	
	(V)	(V)	(	Ω)	(	Ω)		(F	;)	2)		Ω) (Ω		(Hz)	
	12	3.3	68	30k	806k		<	33	)p 31		. <mark>6k</mark> 10ł		k	520k	
Та	Таble 6: 5V Vоит (L = 8µH)														
	VIN V		/ <sub>OUT</sub> R7		7	<b>R4</b>		C4		R1		R2	R2 Fs		
	(V)	(	V)	(Ω	)	2)	2)	(	F)	(Ω	)	(Ω)		(Hz)	
	12		5	1N	1	1.2	2M	22	20p	53.6	3k	10	<	544k	

- 0.....

The detailed application schematic is shown in Figure 13. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more possible applications of this device, please refer to related Evaluation Board Data Sheets.




## Layout Recommendation

- 1) The high current paths (GND, IN, and SW) should be placed very close to the device with short, wide, and direct traces.
- 2) Put the input capacitors as close to the IN and GND pins as possible.
- 3) Put the decoupling capacitor as close to the  $V_{CC}$  and GND pins as possible.
- 4) Keep the switching node SW short and away from the feedback network.

The external feedback resistors should be placed next to the FB pin. Make sure that there is no via on the FB trace.

- 5) Keep the BST voltage path (BST, R3, C3, and SW) as short as possible.
- 6) Use a four-layer board to achieve better thermal performance.

## **PACKAGE INFORMATION**



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.