

Dual-Port, Differential VDSL2 Line Driver Amplifiers

- -
	-
	-
	-
	-
- - **2.5nV/√Hz Voltage Noise** 18.1MHz—Profile 30a.
	-
	-
- -
-
-
-
-
-
-
-

APPLICATIONS

- **Ideal For VDSL2 Systems**
- **Backward-Compatible with ADSL/ADSL2+/ADSL2++ Systems**

¹FEATURES DESCRIPTION

• Low Power Consumption: The THS6204 is a dual-port, current-feedback **– 21mA/Port Full Bias Mode** architecture, differential line driver amplifier system ideal for xDSL systems. The device is targeted for **– 16.2mA/Port Mid Bias Mode** use in VDSL2 (very-high-bit-rate digital subscriber line 2) line driver systems that enable greater than **– Low-Power Shutdown Mode** +20.5dBm line power up to 8.5MHz with good linearity supporting the G.993.2 VDSL2 8b profile. It **– IADJ Pin for Variable Bias** is also fast enough to support central-office • **Low Noise:** transmission of +14.5dBm line power up to

– 17pA/√Hz Inverting Current Noise The unique architecture of the THS6204 allows
– 1.2pA/√Hz Noninverting Current Noise quiescent current to be minimal while still achieving **– 1.2pA/√Hz Noninverting Current Noise** quiescent current to be minimal while still achieving very high linearity. Differential distortion, under full • **Low MTPR Distortion:** bias conditions, is –89dBc at 1MHz and reduces to **– 70dB with +20.5dBm G.993.2—Profile 8b** only –73dBc at 10MHz. Fixed multiple bias settings of the amplifiers allows for enhanced power savings for • **High Output Current: > 424mA (25Ω Load)** line lengths where the full performance of the amplifier is not required. To allow for even more **Wide Output Swing: 43.2V_{PP}** (±12V, 100Ω flexibility and power savings, an I_{ADJ} pin is available to further lower the bias currents.

Wide Bandwidth: 150MHz (Gain = 10V/V)
Fine wide output swing of 43.2V_{PP} (100Ω
differentially) with +12V power supplies equaled with **Port-To-Port Separation of 90dB at 1MHz** differentially) with ±12V power supplies, coupled with
PSRR of 50dB at 1MHz for Good Isolation over 425mA current drive (25Ω), allows for wide over 425mA current drive (25Ω), allows for wide dynamic headroom, keeping distortion minimal. • **Wide Power-Supply Range: 10V to 28V**

> The THS6204 is available in a QFN-24 or a TSSOP-24 PowerPAD™ package.

Figure 1. Typical VDSL2 Line Driver Circuit Utilizing One Port of the THS6204

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆÑ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments, Incorporated.

All other trademarks are the property of their respective owners.

[THS6204](http://focus.ti.com/docs/prod/folders/print/ths6204.html)

SBOS416C–OCTOBER 2007–REVISED APRIL 2009 ... **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) The PowerPAD is electrically isolated from all other pins.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses above those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute maximum rated conditions for extended periods may degrade device reliability.

(2) The THS6204 incorporates a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI Technical Brief [SLMA002](http://www-s.ti.com/sc/techlit/SLMA002) for more information about utilizing the PowerPAD thermally-enhanced package. Under high-frequency ac operation (> 10kHz), the short-term output current capability is much greater than the continuous dc output current rating. This short-term output current rating is about 8.5X the dc capability, or about ±850mA.

(3) The absolute maximum junction temperature under any condition is limited by the constraints of the silicon process. (4) The absolute maximum junction temperature for continuous operation is limited by the package constraints. Operation above this

temperature may result in reduced reliability and/or lifetime of the device.

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

DISSIPATION RATINGS

(1) This data was taken using a 4-layer, 3in × 3in (76.2mm × 76.2mm) test PCB with the PowerPAD soldered to the PCB. If the PowerPAD is not soldered to the PCB, θ_{JA} increases to +74°C/W for the RHF package and +62°C/W for the PWP package.

(2) For high-power dissipation applications, soldering the PowerPAD to the PCB is required. Failure to do so may result in reduced reliability and/or lifetime of the device. See TI technical brief [SLMA002](http://www-s.ti.com/sc/techlit/SLMA002) for more information about utilizing the PowerPAD thermally enhanced package.

(3) Power rating is determined with a junction temperature of +130°C. This is the point where distortion starts to substantially increase and long-term reliability starts to be reduced. Thermal management of the final PCB should strive to keep the junction temperature at or below +130°C for best performance and reliability.

RECOMMENDED OPERATING CONDITIONS

PIN CONFIGURATIONS(1)(2)(3)

- (1) The PowerPAD is electrically isolated from all other pins and can be connected to any potential voltage range from V_{S-} to V_{S+} . Typically, the PowerPAD is connected to the GND plane as this plane tends to physically be the largest and is able to dissipate the most amount of heat.
- (2) The THS6204 defaults to shutdown mode if no signal is present on the bias pins.
- (3) The GND pin range is from V_{S-} to $(V_{S+} 5V)$.
- (4) NC = no connection.

SBOS416C–OCTOBER 2007–REVISED APRIL 2009 ... **www.ti.com**

ELECTRICAL CHARACTERISTICS: $V_s = \pm 12V$

At T_A = +25°C, R_F = 1.24kΩ, R_L = 100Ω differential, G_{Diff} = 10V/V differential, G_{CM} = 1V/V common-mode, and full bias, unless otherwise noted. Each port is independently tested.

(1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2) Junction temperature = ambient for $+25^{\circ}$ C tested specifications.
(3) Junction temperature = ambient at low temperature limit; junction

Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature specifications.

ELECTRICAL CHARACTERISTICS: $V_s = \pm 12V$ (continued)

At T_A = +25°C, R_F = 1.24kΩ, R_L = 100Ω differential, G_{Diff} = 10V/V differential, G_{CM} = 1V/V common-mode, and full bias, unless otherwise noted. Each port is independently tested.

(4) Test circuit is shown in Figure 2.

SBOS416C–OCTOBER 2007–REVISED APRIL 2009 ... **www.ti.com**

ELECTRICAL CHARACTERISTICS: $V_s = \pm 12V$ (continued)

At T_A = +25°C, R_F = 1.24kΩ, R_L = 100Ω differential, G_{Diff} = 10V/V differential, G_{CM} = 1V/V common-mode, and full bias, unless otherwise noted. Each port is independently tested.

(5) The GND pin usable range is from V_{S-} to $(V_{S+} - 5V)$.

Table 1. Logic Table

ELECTRICAL CHARACTERISTICS: $V_s = \pm 6V$

At T_A = +25°C, R_F = 1.5kΩ, R_L = 100Ω differential, G_{Diff} = 10V/V differential, G_{CM} = 1V/V common-mode, and full bias, unless otherwise noted. Each port is independently tested.

(1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2) Junction temperature = ambient for $+25^{\circ}$ C tested specifications.

(3) Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature specifications.

SBOS416C–OCTOBER 2007–REVISED APRIL 2009 ... **www.ti.com**

ELECTRICAL CHARACTERISTICS: $V_s = \pm 6V$ (continued)

At T_A = +25°C, R_F = 1.5kΩ, R_L = 100Ω differential, G_{Diff} = 10V/V differential, G_{CM} = 1V/V common-mode, and full bias, unless otherwise noted. Each port is independently tested.

(4) Test circuit is shown in Figure 2.

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

ELECTRICAL CHARACTERISTICS: $V_s = \pm 6V$ (continued)

At T_A = +25°C, R_F = 1.5kΩ, R_L = 100Ω differential, G_{Diff} = 10V/V differential, G_{CM} = 1V/V common-mode, and full bias, unless otherwise noted. Each port is independently tested.

(5) The GND pin usable range is from V_{S-} to $(V_{S+} - 5V)$.

Table 2. Logic Table

Texas **INSTRUMENTS**

SBOS416C–OCTOBER 2007–REVISED APRIL 2009 ... **www.ti.com**

Output Voltage (V)

Output Voltage (V)

Texas **INSTRUMENTS**

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

TYPICAL CHARACTERISTICS: V^S = ±12V, Full Bias (continued)

At T_A = +25°C, G_{DIFF} = +10V/V, G_{CM} = 1V/V, R_{ADJ} = 0Ω, R_F = 1.24kΩ, and R_L = 100Ω, unless otherwise noted.

TYPICAL CHARACTERISTICS: V^S = ±12V, Full Bias (continued)

At T_A = +25°C, G_{DIFF} = +10V/V, G_{CM} = 1V/V, R_{ADJ} = 0Ω, R_F = 1.24kΩ, and R_L = 100Ω, unless otherwise noted.

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

TYPICAL CHARACTERISTICS: V_S = ±12V, 75% Bias

At $T_A = +25^{\circ}C$, $G_{DIFF} = +10V/V$, $G_{CM} = 1V/V$, $R_{ADJ} = 0\Omega$, $R_F = 1.24k\Omega$, and $R_L = 100\Omega$, unless otherwise noted.

SUPPLY CURRENT FOR FULL BIAS SETTINGS vs RADJ

TYPICAL CHARACTERISTICS: V^S = ±12V, 75% Bias (continued)

At T_A = +25°C, G_{DIFF} = +10V/V, G_{CM} = 1V/V, R_{ADJ} = 0 Ω , R_F = 1.24k Ω , and R_L = 100 Ω , unless otherwise noted.

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

TYPICAL CHARACTERISTICS: V_S = ±12V, 50% Bias

At $T_A = +25^{\circ}C$, $G_{DIFF} = +10V/V$, $G_{CM} = 1V/V$, $R_{ADJ} = 0\Omega$, $R_F = 1.24k\Omega$, and $R_L = 100\Omega$, unless otherwise noted.

DIFFERENTIAL PULSE RESPONSE SUPPLY CURRENT FOR FULL BIAS SETTINGS VS R_{ADJ}

TYPICAL CHARACTERISTICS: V^S = ±12V, 50% Bias (continued)

At T_A = +25°C, G_{DIFF} = +10V/V, G_{CM} = 1V/V, R_{ADJ} = 0Ω, R_F = 1.24kΩ, and R_L = 100Ω, unless otherwise noted.

Texas **INSTRUMENTS**

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

TYPICAL CHARACTERISTICS: V_S = ±6V, Full Bias

At $T_A = +25^{\circ}$ C, $G_{\text{DIFF}} = +5$ V/V, $G_{\text{CM}} = 1$ V/V, $R_{ADJ} = 0\Omega$, $R_F = 1.82$ k Ω , and $R_L = 100\Omega$, unless otherwise noted.

TYPICAL CHARACTERISTICS: V^S = ±6V, Full Bias (continued)

At T_A = +25°C, G_{DIFF} = +5V/V, G_{CM} = 1V/V, R_{ADJ} = 0Ω, R_F = 1.82kΩ, and R_L = 100Ω, unless otherwise noted.

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

TYPICAL CHARACTERISTICS: V^S = ±6V, Full Bias (continued)

At $T_A = +25^{\circ}$ C, $G_{\text{DIFF}} = +5$ V/V, $G_{\text{CM}} = 1$ V/V, $R_{ADJ} = 0\Omega$, $R_F = 1.82$ k Ω , and $R_L = 100\Omega$, unless otherwise noted.

Texas **INSTRUMENTS**

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

TYPICAL CHARACTERISTICS: V^S = ±6V, 75% Bias (continued)

At T_A = +25°C, G_{DIFF} = +5V/V, G_{CM} = 1V/V, R_{ADJ} = 0Ω, R_F = 1.82kΩ, and R_L = 100Ω, unless otherwise noted.

Texas **INSTRUMENTS**

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

TYPICAL CHARACTERISTICS: V^S = ±6V, 50% Bias (continued)

At T_A = +25°C, G_{DIFF} = +5V/V, G_{CM} = 1V/V, R_{ADJ} = 0Ω, R_F = 1.82kΩ, and R_L = 100Ω, unless otherwise noted.

APPLICATION INFORMATION

WIDEBAND CURRENT-FEEDBACK

of a wideband current-feedback op amp with a highly in the signal path right up to the of the of the of the of
linear bigh-power, output, stage, Bequiring, only in poninverting inputs without interacting with the gain linear, high-power output stage. Requiring only inchinverting inputs without interacting with the gain
9mA/ch quiescent current the THS6204 swings to setting. The differential signal gain for the circuit of 9mA/ch quiescent current, the THS6204 swings to setting. The setting of either supply rail and delivers in excess within 1V of either supply rail and delivers in excess of 380mA at room temperature. This low-output headroom requirement, along with supply voltage independent biasing, gives remarkable ±6V supply operation. The THS6204 delivers greater than Because the THS6204 is a current feedback (CFB) 145MHz bandwidth driving a $2V_{PP}$ output into 100Ω amplifier, its bandwidth is primarily controlled with the on a ±6V supply. Previous boosted output stage feedback resistor value: Figure 81 shows a value of on a ±6V supply. Previous boosted output stage feedback resistor value; Figure 81 shows a value of amplifiers typically suffer from very poor crossover 2740 for the A_{p =} +10V/V design. The differential amplifiers typically suffer from very poor crossover 274Ω for the A_D = +10V/V design. The differential distortion as the output current goes through zero. distortion as the output current goes through zero. gain, however, may be adjusted with considerable
The THS6204 achieves a comparable power gain freedom using just the B_o resistor. In fact Bo may be with much better linearity. The primary advantage of a current-feedback op amp over a voltage-feedback to the differential frequency response. op amp is that ac performance (bandwidth and distortion) is relatively independent of signal gain. Various combinations of single-supply or ac-coupled
Figure 81 shows the dc-coupled, gain of +10V/V, dual gain can also be delivered using the basic circuit of Figure 81 shows the dc-coupled, gain of $+10V/V$, dual gain can also be delivered using the basic circuit of nower-supply circuit configuration used as the basis Figure 81. Common-mode bias voltages on the two power-supply circuit configuration used as the basis Figure 81. Common-mode bias voltages on the two
of the +12V Electrical and Typical Characteristics For noninverting inputs pass on to the output with a gain of the ±12V [Electrical](#page-3-0) and [Typical Characteristics.](#page-9-0) For noninverting inputs pass on to the output with a gain
test purposes, the input impedance is set to 500 with of +1V/V since an equal dc voltage at each inverting test purposes, the input impedance is set to $50Ω$ with a resistor to ground and the output impedance is set node creates no current through R_G . This circuit does to 50Ω with a series output resistor. Voltage swings show a common-mode gain of +1V/V from input to
reported in the electrical characteristics are taken output. The source connection should either remove reported in the electrical characteristics are taken output. The source connection should either remove
directly at the input and output pins, whereas load this common-mode signal if undesired (using an input directly at the input and output pins, whereas load powers (dBm) are defined at a matched 50Ω load. transformer can provide this function), or the provide the inputs can be used to For the circuit of Figure 81, the total effective load is 100Ω || 1.24k Ω || 1.24k Ω = 86.1 Ω . set the output common-mode bias. If the low

Figure 81. Noninverting Differential I/O Amplifier

This approach provides for a source termination **impedance** at the input that is independent of the The THS6204 gives the exceptional ac performance signal gain. For instance, simple differential filters of a wideband current-feedback on amp with a highly may be included in the signal path right up to the

$$
A_D = 1 + 2 \times \frac{R_F}{R_G} \tag{1}
$$

freedom using just the R_G resistor. In fact, R_G may be a reactive network providing a very isolated shaping

common-mode rejection of this circuit is a problem, the output interface may also be used to reject that common-mode. For instance, most modern differential input ADCs reject common-mode signals very well, while a line driver application through a transformer will also attenuate the common-mode signal through to the line.

DUAL-SUPPLY VDSL DOWNSTREAM

Figure 82 shows an example of a dual-supply VDSL the received signal for the receiver. The value of downstream driver. Both channels of the THS6204 are configured as a differential gain stage to provide signal drive to th (here, a step-up transformer with a turns ratio of 1:1.1). The main advantage of this configuration is the cancellation of all even harmonic distortion products. Another important advantage for VDSL is that each amplifier needs only to swing half of the total output required driving the load.

The analog front end (AFE) signal is ac-coupled to the driver, and the noninverting input of each amplifier is biased to the mid-supply voltage (ground in this case). In addition to providing the proper This V_{LPP} is usually computed for a nominal line biasing to the amplifier, this approach also provides a importance and may be taken as a fixed design high-pass filtering with a corner frequency, set here at target. 5kHz. As the signal bandwidth starts at 26kHz, this high-pass filter does not generate any problem and The next step in the design is to compute the has the advantage of filtering out unwanted lower individual amplifier output voltage and currents as a has the advantage of filtering out unwanted lower frequencies. \overline{a} function of V_{PP} on the line and transformer turns ratio.

The input signal is amplified with a gain set by the supply voltage changes along with it. The peak following equation:

Surrent in the amplifier output is given by:

$$
G_D = 1 + \frac{2 \times R_F}{R_G} \tag{2}
$$

With R_F = 2kΩ and R_G = 1.33kΩ, the gain for this differential amplifier is $R_P = 2.1kΩ$. This gain boosts the AFE signal, assumed to be a maximum of $2V_{PP}$, to a maximum of $3V_{PP}$.

The two back-termination resistors (9.1Ω) each) added at each terminal of the transformer make the impedance of the modem match the impedance of

$$
R_M = \frac{Z_{\text{LINE}}}{2n^2} \tag{3}
$$

LINE DRIVER HEADROOM MODEL

The first step in a transformer-coupled, twisted-pair driver design is to compute the peak-to-peak output voltage from the target specifications. This is done using the following equations:

$$
P_{L} = 10 \times \log \frac{V_{\text{RMS}}^{2}}{(1 \text{mW}) \times R_{L}}
$$
 (4)

with P_L power at the load, V_{RMS} voltage at the load, and R_L load impedance; this gives the following:

$$
V_{RMS} = \sqrt{(1 \text{mW}) \times R_{L} \times 10 \frac{P_{L}}{10}}
$$
(5)

$$
V_{P} = \text{CrestFactor} \times V_{\text{RMS}} = \text{CF} \times V_{\text{RMS}} \tag{6}
$$

 \sim \sim \sim \sim with V_P peak voltage at the load and CF Crest Factor.

$$
V_{LPP} = 2 \times CF \times V_{RMS}
$$
 (7)

with V_{LPP} : peak-to-peak voltage at the load.

Consolidating Equation 4 through Equation 7 allows expressing the required peak-to-peak voltage at the **Figure 82. Dual-Supply VDSL Downstream Driver** load as a function of the crest factor, the load impedance, and the power at the load. Thus,

$$
V_{\perp PP} = 2 \times CF \times \sqrt{(1 \text{ mW}) \times R_{\perp} \times 10 \frac{P_{\perp}}{10}}
$$
 (8)

impedance and may be taken as a fixed design

As this turns ratio changes, the minimum allowed current in the amplifier output is given by:

$$
\pm I_{\rm P} = \frac{1}{2} \times \frac{2 \times V_{\rm LPP}}{n} \times \frac{1}{4R_{\rm M}}
$$
 (9)

Copyright © 2007–2009, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS416C&partnum=THS6204)* 25

[THS6204](http://focus.ti.com/docs/prod/folders/print/ths6204.html)

SBOS416C–OCTOBER 2007–REVISED APRIL 2009 ... **www.ti.com**

with V_{PP} as defined in [Equation 8](#page-24-0), and R_M as defined V_1 , V₂, R in Equation 3 and shown in Figure 83. operation. in Equation 3 and shown in Figure 83 .

With the previous information available, it is now possible to select a supply voltage and the turns ratio desired for the transformer as well as calculate the headroom for the THS6204.

The model, shown in Figure 84, can be described $\overline{10}$ increase 0.1dB flatness to the frequency of with the following set of equations:

$$
V_{PP} = V_{CC} - (V_1 + V_2) - I_P \times (R_1 + R_2)
$$
\n(10)

2. Or as required supply voltage:

$$
V_{\rm CC} = V_{\rm PP} + (V_1 + V_2) + I_{\rm P} \times (R_1 + R_2)
$$
\n(11)

The minimum supply voltage for a power and load requirement is given by Equation 11.

Figure 84. Line Driver Headroom Model

, V_2 , R_1 , and R_2 are given in Table 3 for $\pm 12V$

When using a synthetic output impedance circuit, such as the one shown in [Figure 82](#page-24-0), a significant drop is noticed in bandwidth from the bandwidth appearing in the [Electrical Characteristics](#page-3-0) tables. This apparent drop in bandwidth for the differential signal is a result of the apparent increase in the feedback **Figure 83. Driver Peak Output Voltage transimpedance as seen for each amplifier.** This feedback transimpedance equation is given below.

$$
Z_{FB} = R_F \times \frac{1 + 2 \times \frac{R_S}{R_L} + \frac{R_S}{R_P}}{1 + 2 \times \frac{R_S}{R_L} + \frac{R_S}{R_P} - \frac{R_F}{R_P}}
$$
(12)

with the following set of equations: interest, adding a serial R-C in parallel with the gain
1. As available output swing: interest on the seriator may be needed, as shown in Figure 85. resistor may be needed, as shown in Figure 85.

Figure 85. 0.1dB Flatness Compensation Circuit

APPLICATIONS

(15) The total internal power dissipation for the THS6204 in an xDSL line driver application will be the sum of the quiescent power and the output stage power. The THS6204 holds a relatively constant quiescent The THS6204 provides output voltage and current current versus supply voltage—giving a power capabilities that are unsurpassed in a low-cost dual contribution that is simply the quiescent current times monolithic op amp. Under no-load conditions at contribution that is simply the quiescent current times monolithic op amp. Under no-load conditions at the supply voltage used (the supply voltage will be $+25^{\circ}$ C, the output voltage typically swings closer than the supply voltage used (the supply voltage will be greater than the solution given in [Equation 11](#page-25-0)). The 1.1V to either supply rail; tested at +25°C swing limit total output stage power may be computed with is within 1.4V of either rail into a 100 Ω differential total output stage power may be computed with reference to Figure 86.

[Figure 83](#page-25-0) can be seen as an H-Bridge in Figure 86. Figure 100Ω or ±10.5V into 50Ω without exceeding the The average current drawn from the supply into this Fullpult capabilities or the 1W dissipation limit. A 100Ω The average current drawn from the supply into this output capabilities or the 1W dissipation limit. A 100Ω
H-Bridge and load will be the peak current in the load of load line (the standard test circuit load) shows the fu H-Bridge and load will be the peak current in the load load line (the standard test circuit load) shows the full
given by Fouation 9 divided by the crest factor (CF) \pm 12V output swing capability, as shown in the given by [Equation 9](#page-24-0) divided by the crest factor (CF) \qquad \pm 12V output swing capability, as shown in the given by Electrical Characteristics tables. The minimum for the xDSL modulation. This total power from the [Electrical Characteristics](#page-3-0) tables. The minimum
supply is then reduced by the power in B- to leave specified output voltage and current over temperature supply is then reduced by the power in R_T to leave the power dissipated internal to the drivers in the four output stage transistors. That power is simply the temperature extreme. Only at cold startup will the target line power used in F_{equation} 4 plus the power output current and voltage decrease to the numbers target line power used in [Equation 4](#page-24-0) plus the power output current and voltage decrease to the numbers tables.
Lost in the matching elements (R.) In the examples shown in the Electrical Characteristics tables. As the lost in the matching elements (R_M) . In the examples and the matching in the matching elements (R_M). In the examples and output transistors deliver power, the junction here, a perfect match is targeted giving the same temperatures increases, decreasing the V_{BE}s power in the matching elements as in the load. The temperatures increases, decreasing the V_{BE}s output stage power is then set by [Equation 12.](#page-25-0) (increasing the available output voltage swing), and

$$
P_{OUT} = \frac{I_{P}}{CF} \times V_{CC} - 2P_{L}
$$
\n(13)

$$
P_{TOT} = I_0 \times V_{CC} + \frac{I_P}{CF} \times V_{CC} - 2P_L
$$
\n(14)

TOTAL DRIVER POWER FOR xDSL P_{TOT} = 21mA (24V) + $\frac{159 \text{mA}}{5.6}$ (24V) – 2(115mW) = 955mW

OUTPUT CURRENT AND VOLTAGE

load. Into a 25Ω load (the minimum tested load), it delivers more than ± 408 mA continuous and $> \pm 1$ A peak output current.

The specifications described above, though familiar in the industry, consider voltage and current limits separately. In many applications, it is the voltage times current (or V-I product) that is more relevant to circuit operation. Refer to the *Output Voltage and Current Limitations* plot ([Figure 14\)](#page-11-0) in the Typical Characteristics. The X- and Y-axes of this graph show the zero-voltage output current limit and the zero-current output voltage limit, respectively. The four quadrants give a more detailed view of the THS6204 output drive capabilities, noting that the graph is bounded by a safe operating area of 1W **Figure 86. Output Stage Power Model** maximum internal power dissipation (in this case for 1 channel only). Superimposing resistor load lines onto The two output stages used to drive the load of the plot shows that the THS6204 can drive $\pm 10.9V$
Figure 83 can be seen as an H-Bridge in Figure 86 into 1000 or $\pm 10.5V$ into 500 without exceeding the are set by worst-case simulations at the cold
temperature extreme. Only at cold startup will the increasing the current gains (increasing the available output current). In steady-state operation, the available output voltage and current will always be The total amplifier power is then:
specifications, since the output stage junction temperatures will be higher than the minimum specified operating ambient. To maintain maximum
output stage linearity, no output short-circuit For the ADSL CO driver design of [Figure 82,](#page-24-0) the
peak current is 159mA for a signal that requires a
crest factor of 5.6 with a target line power of 20.5dBm
into 1000 (115mW). With a typical quiescent current
of 21mA and a additional short-circuit protection is required, a small

series resistor may be included in the supply lines. connections to multiple devices can easily cause this Under heavy output loads this will reduce the value to be exceeded. Always consider this effect available output voltage swing. A 5Ω series resistor in carefully, and add the recommended series resistor each power-supply lead will limit the internal power as close as possible to the THS6204 output pin (see dissipation to less than 1W for an output short circuit the *[Board Layout Guidelines](#page-30-0)* section). while decreasing the available output voltage swing only 0.5V for up to 100mA desired load currents.

DRIVING CAPACITIVE LOADS

One of the most demanding and yet very common signal reaches very high frequency or power levels, load conditions for an op amp is capacitive loading. the second harmonic dominates the distortion with a load conditions for an op amp is capacitive loading. Often, the capacitive load is the input of an negligible third harmonic component. Focusing then ADC—including additional external capacitance that on the second harmonic, increasing the load may be recommended to improve the ADC linearity. impedance improves distortion directly. Remember may be recommended to improve the ADC linearity. A high-speed, high open-loop gain amplifier such as that the total load includes the feedback network—in the THS6204 can be very susceptible to decreased the noninverting configuration (see [Figure 81](#page-23-0)), this is stability and closed-loop response peaking when a the sum of $R_F + R_G$, whereas in the inverting capacitive load is placed directly on the output pin. configuration it is just R_F . Also, providing an When the amplifier open-loop output resistance is additional supply decoupling capacitor (0.01 μ F) When the amplifier open-loop output resistance is considered, this capacitive load introduces an between the supply pins (for bipolar operation) additional pole in the signal path that can decrease the phase margin. Several external solutions to this 6dB). problem have been suggested. In most op amps, increasing the output voltage swing

When the primary considerations are frequency increases harmonic distortion directly. The [Typical](#page-9-0) response flatness, pulse response fidelity, and/or [Characteristics](#page-9-0) show the second harmonic increasing distortion, the simplest and most effective solution is at a little less than the expected 2x rate whereas the to isolate the capacitive load from the feedback loop third harmonic increases at a little less than the by inserting a series isolation resistor between the expected 3x rate. Where the test power doubles, the amplifier output and the capacitive load. This does difference between it and the second harmonic not eliminate the pole from the loop response, but decreases less than the expected 6dB, whereas the rather shifts it and adds a zero at a higher frequency. In difference between it and the third harmonic
The additional zero acts to cancel the phase lag from decreases by less than the expected 12dB. This also The additional zero acts to cancel the phase lag from the capacitive load pole, thus increasing the phase shows up in the two-tone, third-order intermodulation margin and improving stability. The [Typical](#page-9-0) spurious (IM3) response curves. The third-order **[Characteristics](#page-9-0)** show the recommended R_S vs spurious levels are extremely low at low-output power
Capacitive Load and the resulting frequency levels. The output stage continues to hold them low Capacitive Load and the resulting frequency response at the load. Parasitic capacitive loads even as the fundamental power reaches very high
greater than 2pF can begin to degrade the levels. As the Typical Characteristics show, the greater than 2pF can begin to degrade the performance of the THS6204. Long printed-circuit spurious intermodulation powers do not increase as board (PCB) traces, unmatched cables, and predicted by a traditional intercept model. As the

DISTORTION PERFORMANCE

Always place the 0.1μ F power-supply decoupling
capacitors after these supply current limiting resistors
directly on the supply pins.
directly on the supply pins.
directly on the supply pins.
directly on the supply pins performance into lighter loads and/or operation on a dual ±6V supply. Generally, until the fundamental the sum of $\overline{R}_F + \overline{R}_G$, whereas in the inverting configuration it is just R_F . Also, providing an

> fundamental power level increases, the dynamic range does not decrease significantly.

DIFFERENTIAL NOISE PERFORMANCE

in such a configuration. Figure 87 shows the op amp noise model for the differential configuration.

 $2 \times R_{\rm F}$

$$
G_D = 1 + \frac{2 \pi \cdot \mu}{R_G} \tag{16}
$$

The output noise can be expressed as shown below: \overline{a} \overline{a} \overline{b} \overline{c} \overline{a} \overline{c} \overline{d} \overline{d}

$$
E_{O} = \sqrt{2 \times G_{D}^{2} \times \left(e_{N}^{2} + (i_{N} \times R_{S})^{2} + 4kTR_{S}\right) + 2(i_{1}R_{F})^{2} + 2(4kTR_{F}G_{D})}
$$
\n(17)

Dividing this expression by the differential noise gain As the THS6204 is used as a differential driver in $(G_D = (1 + 2R_F/R_G))$ gives the equivalent input xDSL applications, it is important to analyze the noise as shown in Equation 18.

$$
E_{O} = \sqrt{2 \times \left(e_{N}^{2} + (i_{N} \times R_{S})^{2} + 4kTR_{S}\right) + 2\left(\frac{i_{N}R_{F}}{G_{D}}\right)^{2} + 2\left(\frac{4kTR_{F}}{G_{D}}\right)}
$$
\n(18)

Evaluating these equations for the THS6204 ADSL circuit and component values of [Figure 82](#page-24-0) gives a total output spot noise voltage of 38.9nV/√Hz and a total equivalent input spot noise voltage of $7nV/\sqrt{Hz}$.

In order to minimize the output noise due to the noninverting input bias current noise, it is recommended to keep the noninverting source impedance as low as possible.

DC ACCURACY AND OFFSET CONTROL

A current-feedback op amp such as the THS6204 provides exceptional bandwidth in high gains, giving fast pulse settling but only moderate dc accuracy. The **[Electrical Characteristics](#page-3-0)** show an input offset voltage comparable to high-speed, voltage-feedback amplifiers; however, the two input bias currents are somewhat higher and are unmatched. While bias current cancellation techniques are very effective with most voltage-feedback op amps, they do not generally reduce the output dc offset for wideband current-feedback op amps. Because the two input bias currents are unrelated in both magnitude and polarity, matching the input source impedance to reduce error contribution to the output is ineffective. Evaluating the configuration of [Figure 81](#page-23-0), using worst-case +25°C input offset voltage and the two **Figure 87. Differential Op Amp Noise Analysis Model** input bias currents, gives a worst-case output offset range equal to:

As a reminder, the differential gain is expressed as: $V_{OFF} = \pm (NG \times V_{OS(MAX)}) + (I_{BN} \times R_S/2 \times NG) \pm (I_{BI} \times I_{B} /2 \times NG)$ R_F)

where NG = noninverting signal gain

= ± (10 × 5mV) + (3µA × 25Ω × 10) ± (1.24kΩ ×

 $= \pm 50$ mV + 0.75mV \pm 49.6mV

 $V_{\text{OFF}} = -98.85 \text{mV}$ to +100.35mV

POWER CONTROL OPERATION

The THS6204 provides a power control feature that approximately +145°C, junction temperature. Note that may be used to reduce system power. The four modes of operation for this power control feature are full-power, power c shutdown. These four operating modes are set through two logic lines A0 and A1. Table 4 shows the different modes of operation.

MODE OF OPERATION	BIAS1	BIAS 2
Full bias mode		
Mid bias mode		
Low bias mode		
Shutdown		

The full-power mode is used for normal operating the thermal pad. Note that the PowerPAD is condition. The power cutback mode brings the electronically isolated from the active circuitry and condition. The power cutback mode brings the electronically isolated from the active circuitry and quiescent power to 13.5mA. The idle state mode any pins. Thus, the PowerPAD can be connected to quiescent power to 13.5mA. The idle state mode any pins. Thus, the PowerPAD can be connected to
keeps a low output impedance but reduces output any potential voltage within the absolute maximum power and bandwidth. The shutdown mode has a voltage range. Ideally, connection of the PAD to the high output impedance as well as the lowest most negative supply plane is preferred. high output impedance as well as the lowest quiescent power (0.5mA).

If the Bias 1 and Bias 2 pins are left unconnected, the and thermal management in one manufacturing I
Consection During the surface-mount solder operation

DEVICE PROTECTION FEATURE

The THS6204 has a built-in thermal protection
feature. Should the internal junction temperature rise
above approximately +160°C, the device package into either a ground plane or other heat
automatically shuts down. Such a fixed, the internal thermal shutdown circuit

automatically turns the device back on. This occurs at

THERMAL INFORMATION

The THS6204 is available in thermally-enhanced RHF and PWP packages, which are members of the **Table 4. Power Control Mode of Operation** PowerPAD family of packages. These packages are constructed using leadframes upon which the dies are mounted (see Figure 88 for the RHF package and Figure 89 for the PWP package). This arrangement results in the lead frames being exposed as thermal pads on the underside of their respective packages. Because a thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from any potential voltage within the absolute maximum

> The PowerPAD package allows for both assembly operation. During the surface-mount solder operation. (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this

(1) The thermal pad is electrically isolated from all terminals in the package.

Figure 88. Views of Thermally-Enhanced RHF Package (Representative Only—Not to Scale)

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

(1) The thermal pad is electrically isolated from all terminals in the package.

Figure 89. Views of Thermally-Enhanced PWP Package (Representative Only—Not to Scale)

Due to the high output power capability of the Achieving optimum performance with THS6204, heatsinking or forced airflow may be high-frequency amplifier like the THS6204 requires required under extreme operating conditions. careful attention to board layout parasitic and external Maximum desired junction temperature sets the component types. Recommendations that optimize maximum allowed internal power dissipation as performance include:
described below. In no case should the maximum described below. In no case should the maximum
junction temperature be allowed to exceed +130°C.
Operating junction temperature (T_J) is given by T_A + the output, and inverting input, pins. can cause $P_D \times \theta_{JA}$. The total internal power dissipation $(P_D \cap \theta)$ is
the sum of quiescent power (P_{DQ}) and additional
power dissipation in the output stage (P_{DL}) to deliver
load power. Quiescent power is the specified no-loa *[Applications](#page-26-0)* section, compute the maximum T_J using **b) Minimize the distance** $(< 0.25^{\circ})$ from the a THS6204 QFN-24 in the circuit of Figure 81 power-supply pins to high-frequency 0.1 μ F a THS6204 QFN-24 in the circuit of [Figure 81](#page-23-0) power-supply pins to high-frequency 0.1µF operating at the maximum specified ambient decoupling capacitors. At the device pins, the ground
temperature of +85°C.
and power plane lavout should not be in close

Maximum T_J = $+85^{\circ}$ C + (0.955 × 32 $^{\circ}$ C/W) = 115.5 $^{\circ}$ C

Although this is still well below the specified power-supply connections should always be
maximum junction temperature, system reliability decounled with these canacitors An optional supply maximum junction temperature, system reliability decoupled with these capacitors. An optional supply
considerations may require lower tested junction decoupling capacitor across the two nower supplies considerations may require lower tested junction decoupling capacitor across the two power supplies
temperatures. The highest possible internal (for bipolar operation) improves second-harmonic temperatures. The highest possible internal (for bipolar operation) improves second-harmonic
dissipation_will_occur_if_the_load_requires_current_to_be distortion_nerformance__Larger (2.2uE_to_6.8uE) forced into the output for positive output voltages or decoupling capacitors, effective at lower frequency,
sourced from the output for negative output voltages.
should also be used on the main supply pins. These This puts a high current through a large internal can be placed somewhat farther from the device and voltage drop in the output transistors. The output V-I may be shared among several devices in the same plot shown in the Typical Characteristics includes a area of the PCB. boundary for 1W maximum internal power dissipation under these conditions.

THERMAL ANALYSIS BOARD LAYOUT GUIDELINES

and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power (19) and ground traces to minimize inductance between the pins and the decoupling capacitors. The distortion performance. Larger $(2.2\mu F$ to 6.8 μF) should also be used on the main supply pins. These

c) Careful selection and placement of external distortion (see the distortion versus load plots). With a **components preserve the high-frequency** characteristic board trace impedance defined based **performance of the THS6204.** Resistors should be a on board material and trace dimensions, a matching very low reactance type. Surface-mount resistors series resistor into the trace from the output of the work best and allow a tighter overall layout. Metal film THS6204 is used, as well as a terminating shunt and carbon composition axially leaded resistors can resistor at the input of the destination device. also provide good high-frequency performance. Remember also that the terminating impedance is the

Again, keep leads and PCB trace length as short as an parallel combination of the shunt resistor and the possible. Never use wire-wound type resistors in a high-frequency application. Although the output pin This total effective impedance should be set to match and inverting input pin are the most sensitive to the trace impedance. The high output voltage and parasitic capacitance, always position the feedback current capability of the THS6204 allows multiple and series output resistor, if any, as close as possible destination devices to be handled as separate to the output pin. Other network components, such as transmission lines, each with their own series and to the output pin. Other network components, such as noninverting input termination resistors, should also shunt terminations. If the 6dB attenuation of a be placed close to the package. Where double-side doubly-terminated transmission line is unacceptable, component mounting is allowed, place the feedback a long trace can be series-terminated at the source resistor directly under the package on the other side end only. of the board between the output and inverting input
pins. The frequency response is primarily determined
by the feedback resistor value as described
previously. Increasing the value reduces the series resistor value as sh unity-gain follower application. A current-feedback op **e) Socketing a high-speed part like the THS6204** amp requires a feedback resistor even in the **is not recommended.** The additional lead length and

d) Connections to other wideband devices on the create an extremely troublesome parasitic network, which can make it almost impossible to achieve a smooth, stable frequency response. Best results are othrough onboard tra wide traces (50mils to 100mils) should be used, **f) Use the -V_S plane to conduct heat out** of the preferably with ground and power planes opened up QFN-24 and TSSOP-24 PowerPAD packages. These preferably with ground and power planes opened up QFN-24 and TSSOP-24 PowerPAD packages. These
around them. Estimate the total capacitive load and packages attach the die directly to an exposed set R_s from the plot of *Recommended* R_s *vs* thermal pad on the bottom, which should be soldered *Capacitive Load* (Figure 6, Figure 24, and Figure 36). to the board. This pad must be connected electrically *Capacitive Load* ([Figure 6](#page-9-0), [Figure 24,](#page-12-0) and [Figure 36\)](#page-14-0). It to the board. This pad must be connected electrically Low parasitic capacitive loads (< 5pF) may not need it to the same voltage plane as the most negative Low parasitic capacitive loads $($ 5pF) may not need to the same voltage plane as the most negative an R_S because the THS6204 is nominally supply applied to the THS6204 (in Figure 82, this compensated to operate with a 2pF parasitic load. If a would be $-12V$). long trace is required, and the 6dB signal loss intrinsic to a doubly-terminated transmission line is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is normally not necessary on board; in fact, a higher impedance environment improves

pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network,

packages attach the die directly to an exposed supply applied to the THS6204 (in [Figure 82,](#page-24-0) this

Texas **INSTRUMENTS**

www.ti.com ... SBOS416C–OCTOBER 2007–REVISED APRIL 2009

INPUT AND ESD PROTECTION

The THS6204 is built using a very high-speed complementary bipolar process. The internal junction breakdown voltages are relatively low for these very small geometry devices and are reflected in the absolute maximum ratings table. All device pins have limited ESD protection using internal diodes to the power supplies, as shown in Figure 90.

These diodes provide moderate protection to input **Figure 90. Internal ESD Protection** overdrive voltages above the supplies as well. The protection diodes can typically support 30mA continuous current. Where higher currents are possible (for example, in systems with ±15V supply parts driving into the THS6204), current-limiting series resistors should be added into the two inputs. Keep these resistor values as low as possible, since high values degrade both noise performance and frequency response.

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (July 2008) to Revision C ... Page

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

TEXAS NSTRUMENTS

www.ti.com www.ti.com 3-Jun-2022

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

RHF0024A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RHF0024A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHF0024A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

PWP 24 PWP 24 PowerPAD[™] TSSOP - 1.2 mm max height

4.4 x 7.6, 0.65 mm pitch PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PWP0024B PWP0024B PowerPAD™ TSSOP - 1.2 mm max height

PACKAGE OUTLINE

PLASTIC SMALL OUTLINE

NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may not be present and may vary.

EXAMPLE BOARD LAYOUT

PWP0024B PowerPAD TSSOP - 1.2 mm max height TM

PLASTIC SMALL OUTLINE

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).

9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PWP0024B PowerPAD TSSOP - 1.2 mm max height TM

PLASTIC SMALL OUTLINE

NOTES: (continued)

11. Board assembly site may have different recommendations for stencil design.

^{10.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated