# nexperia

### **Important notice**

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

### Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use **http://www.nexperia.com**

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- **© Nexperia B.V. (year). All rights reserved**.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

## **INTEGRATED CIRCUITS**



Product specification File under Integrated Circuits, IC06 September 1993



### **FEATURES**

- Positive and negative edge triggered
- Retriggerable or non-retriggerable
- Programmable delay minimum: 100 ns

maximum: depends on input frequency and division ratio

- Divide-by range of 2 to  $2^{24}$
- Direct reset terminates output pulse
- Very low power consumption in triggered start mode
- 3 oscillator operating modes:
	- RC oscillator
	- Crystal oscillator
	- External oscillator
- Device is unaffected by variations in temperature and  $V_{CC}$  when using an external oscillator
- Automatic power-ON reset
- Schmitt trigger action on both trigger inputs
- Direct drive for a power transistor
- Low power consumption in active mode with respect to TTL type timers
- High precision due to digital timing
- Output capability: 20 mA
- I<sub>CC</sub> category: MSI.

### **APPLICATIONS**

- Motor control
- Attic fan timers
- Delay circuits
- Automotive applications
- Precision timing
- Domestic appliances.

### **GENERAL DESCRIPTION**

The 74HC/HCT5555 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT5555 are precision programmable delay timers which consist of:

- 24-stage binary counter
- integrated oscillator (using external timing components)

### **QUICK REFERENCE DATA**

 $GND = 0$  V;  $T_{amb} = 25$  °C;  $t_r = t_f = 6$  ns.



### **Notes**

1. C<sub>PD</sub> is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$
P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)
$$
 where:

- fi = input frequency in MHz
- $f<sub>o</sub>$  = output frequency in MHz

 $\Sigma$ (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs.

 $C_L$  = output load capacitance in pF

- $V_{CC}$  = supply voltage in V
- 2. For HC the condition is  $V_1$  = GND to  $V_{CC}$ For HCT the condition is  $V_1$  = GND to  $V_{CC}$  – 1.5 V.

### **ORDERING INFORMATION**



- retriggerable/non-retriggerable monostable
- automatic power-ON reset
- output control logic
- oscillator control logic
- overriding asynchronous master reset (MR).

### **PINNING**



Fig.2 IEC logic diagram.

 $\geqslant$ 1

&

! G

S R

 $I = 0$ 

R

15

17 16G17 **CX** RX

 $\varGamma$  $\sqrt{2}$ 

MGA643

V16

7 9

 $CT = 0$ <br> $CT = m + R$ 

X / Y CTRDIVm

0

15

[T]  $= 0$ 

 $-Y = 15$ 

+





### 2 3 10 11 12 13  $R_{TC}$   $C_{TC}$  $S_0$   $|S_1$   $|S_2$   $|S_3$ RS 1 CP 24 - STAGE COUNTER OSC **CON** 14 CD POWER-ON RESET 15 MR 4 A D MONOSTABLE  $\Omega$ 9 OUTPUT  $\overline{B}$ **CIRCUITRY** 5 OUTPUT **Q** 7 RTR/RTR 6 MGA644 Fig.3 Functional diagram.

### **FUNCTIONAL DESCRIPTION**

The oscillator configuration allows the design of RC or crystal oscillator circuits. The device can operate from an external clock signal applied to the RS input ( $R_{TC}$  and  $C_{TC}$  must not be connected). The oscillator frequency is determined by the external timing components ( $R_T$  and  $C_T$ ), within the frequency range 1 Hz to 4 MHz (32 kHz to 20 MHz with crystal oscillator).

In the HCT version the MR input is TTL compatible but the RS input has CMOS input switching levels. The RS input can be driven by TTL input levels if RS is tied to  $V_{CC}$  via a pull-up resistor.

The counter divides the frequency to obtain a long pulse duration. The 24-stage is digitally programmed via the select inputs  $(S_0$  to  $S_3)$ . Pin  $S_3$  can also be used to select the test mode, which is a convenient way of functionally testing the counter.

The "5555" is triggered on either the positive-edge, negative-edge or both.

• Trigger pulse applied to input A for positive-edge triggering

- Trigger pulse applied input  $\overline{B}$  for negative-edge triggering
- Trigger pulse applied to inputs A and  $\overline{B}$  (tied together) for both positive-edge and negative triggering.

The Schmitt trigger action in the trigger inputs, transforms slowly changing input signals into sharply defined jitter-free output signals and provides the circuit with excellent noise immunity.

The OSC CON input is used to select the oscillator mode, either continuously running (OSC CON = HIGH) or triggered start mode (OSC CON = LOW). The continuously running mode is selected where a start-up delay is an undesirable feature and the triggered start mode is selected where very low power consumption is the primary concern.

The start of the programmed time delay occurs when output Q goes HIGH (in the triggered start mode, the previously disabled oscillator will start-up). After the programmed time delay, the flip-flop stages are reset and the output returns to its original state.

An internal power-on reset is used to reset all flip-flop stages.

The output pulse can be terminated by the asynchronous overriding master reset (MR), this results in all flip-flop stages being reset. The output signal is capable of driving a power transistor. The output time delay is calculated using the following formula (minimum time delay is 100 ns):

> 1 f i  $\times$  division ratio (s).

Once triggered, the output width may be extended by retriggering the gated, active HIGH-going input A or the active LOW-going input B. By repeating this process, the output pulse period ( $Q = HIGH$ ,  $\overline{Q} = LOW$ ) can be made as long as desired. This mode is selected by  $RTR/RTR =$ HIGH. A LOW on RTR/RTR makes, once triggered, the outputs  $(Q, \overline{Q})$ independent of further transitions of inputs A and B.



### **TEST MODE**

Set  $S_3$  to a logic LOW level, this will divide the 24 stage counter into three, parallel clocking, 8-stage counters. Set  $S_0$ ,  $S_1$  and  $S_2$  to a logic HIGH level, this programs the counter to divide-by  $2^8$  (256). Apply a trigger pulse and clock in 255 pulses, this sets all flip-flop stages to a logic HIGH level. Set  $S_3$  to a logic HIGH level, this causes the counter to divide-by  $2^{24}$ . Clock one more pulse into the RS input, this causes a logic 0 to ripple through the counter and output Q/Q goes from HIGH-to-LOW level. This method of testing the delay counter is faster than clocking in 2<sup>24</sup> (16 777 216) clock pulses.

### **FUNCTION TABLE**



### **Notes**

1.  $H = HIGH$  voltage level

L = LOW voltage level

 $X =$  don't care

 $\hat{\uparrow}$  = LOW-to-HIGH transition

 $\downarrow$  = HIGH-to-LOW transition.

### **DELAY TIME SELECTION**





### **DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: parallel outputs, bus driver; serial output, standard I<sub>CC</sub> category: MSI.

### **DC CHARACTERISTICS FOR 74HC**





### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0$  V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF.





### **Notes**

1. One stage selected.

2. It is possible to retrigger directly after the trigger pulse, however the pulse will only be extended, if the time period exceeds the clock input cycle time divided by 2.

3. One stage selected. The termination of the output pulse remains synchronized with respect to the falling edge of the RS clock input.

4. One stage selected. The termination of the output pulse is no longer synchronized with respect to the falling edge of the RS clock input.

### **DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: non-standard; bus driver with extended specification on  $V_{OH}$  and  $V_{OL}$ I<sub>CC</sub> category: MSI.





### **Notes**

1. The RS input has CMOS input switching levels.

2. The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine ∆I<sub>CC</sub> per input, multiply this value by the unit load coefficient shown in the following table.

### **UNIT LOAD COEFFICIENT**



### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0$  V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF.



### **Notes**

- 1. One stage selected.
- 2. It is possible to retrigger directly after the trigger pulse, however the pulse will only be extended, if the time period exceeds the clock input cycle time divided by 2.
- 3. One stage selected. The termination of the output pulse remains synchronized with respect to the falling edge of the RS clock input.
- 4. One stage selected. The termination of the output pulse is no longer synchronized with respect to the falling edge of the RS clock input.

### **AC WAVEFORMS**











### **APPLICATION INFORMATION**



### **Timing Component Limitations**

The oscillator frequency is mainly determined by  $\mathsf{R}_{\mathfrak{t}}\mathsf{C}_{\mathfrak{t}}$ , provided R2  $\approx$ 2 $\mathsf{R}_{\mathsf{t}}$  and R2C2 <<  $\mathsf{R}_{\mathsf{t}}\mathsf{C}_{\mathsf{t}}$ . The function of R2 is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance C2 should be kept as small as possible. In consideration of accuracy,  $\mathsf{C}_\mathsf{t}$  must be larger than the inherent stray capacitance.  $\mathsf{R}_{\mathsf{t}}$  must be larger than the "ON" resistance in series with it, which typically is 280  $\Omega$  at  $V_{CC}$  = 2 V, 130 Ω at V<sub>CC</sub> = 4.5 V and 100  $\Omega$  at V<sub>CC</sub> = 6 V. The recommended values for these components to maintain agreement with the typical oscillation formula are:

 $C_t$  > 50 pF, up to any practical value, 10 kΩ < R<sub>t</sub> < 1 MΩ.

In order to avoid start-up problems,  $R_t$  >> 1 kΩ.

### **Typical Crystal Oscillator**

In Fig.15, R2 is the power limiting resistor. For starting and maintaining oscillation a minimum transconductance is necessary, so R2 should not be too large. A practical value for R2 is 2.2 kΩ. Above 14 MHz it is recommended replacement of R2 by a capacitor with a typical value of 35 pF.

### **Accuracy**

Device accuracy is very precise for long time delays and has an accuracy of better than 1% for short time delays (1% applies to values  $\geq$  400 ns). Tolerances are dependent on the external components used, either RC network or crystal oscillator.

### **Start-up Using External Clock**

The start of the timing pulse is initiated directly by the trigger pulse (asynchronously with respect to the oscillator clock). Triggering on a clock HIGH or clock LOW results in the following:

- $\bullet$  clock = HIGH; the timing pulse may be lengthened by a maximum of  $t_{\text{W}}/2$  ( $t_{\text{W}}$  = clock pulse width)
- $\bullet$  clock = LOW; the timing pulse may be shortened by a maximum of  $t<sub>W</sub>/2$  $(t<sub>W</sub>)$  = clock pulse width).

This effect can be minimized by selecting more delay stages. When using only one or two delay stages, it is recommended to use an external time base that is synchronized with the negative-edge of the clock.

### **Start-up Using RC Oscillator**

The first clock cycle is ≈35% of a time period too long. This effect can also be minimized by selecting more delay stages.

### **Start-up Using Crystal Oscillator**

A crystal oscillator requires at least two clock cycles to start-up plus an unspecified period (ms) before the amplitude of the clock signal increases to its expected level. Although this device also operates at lower clock amplitudes, it is recommended to select the continuously running mode (OSC CON = HIGH) to prevent start-up delays.

### **Termination of the Timing Pulse**

The end of the timing pulse is synchronized with the falling edge of the oscillator clock. The timing pulse may lose synchronization under the following conditions:

• high clock frequency and large number of stages are selected. This depends on the dynamic relationship that exists between the clock frequency and the ripple through delay of the subsequent stages.

### **Synchronization**

When frequencies higher than those specified in the Table 'Synchronization limits' are used, the termination of timing pulse will lose synchronization with the falling edge of the oscillator. The unsynchronized timing pulse introduces errors, which can be minimized by increasing the number of stages used e.g. a 20 MHz clock frequency using all 24 stages will result in a frequency division of 16 777 225 instead of 16 777 216, an error of 0.0005%.

The amount of error increases at high clock frequencies as the number of stages decrease. A clock frequency of 40 MHz and 4 stages selected results in a division of 18 instead of 16, a 12.5% error. Application example:

• If a 400 ns timing pulse was required it would be more accurate to utilize a 5 MHz clock frequency using 1 stage or a 10 MHz clock frequency using 2 stages (due to synchronization with falling edge of the oscillator) than a 40 MHz clock frequency and 4 stages (synchronization is lost).

### **Minimum Output Pulse Width**

The minimum output pulse width is determined by the minimum clock pulse width, plus the maximum propagation delay of A,  $\overline{B}$  to Q. The rising edge of Q is dominated by the A,  $\overline{B}$  to Q propagation delay, while the falling edge of Q is dominated by RS to Q propagation delay. These propagation delays are not equal. The

RS to Q propagation delay is some what longer, resulting in inaccurate outputs for extremely short pulses. The propagation delays are listed in the section 'AC Characteristics'. With these numbers it is possible to calculate the maximum deviation (an example is shown in Fig.16). Figure 16 is valid for an external clock where the trigger is synchronized to the falling edge of the clock only. The

graph shows that the minimum programmed pulse width of 100 ns is:

- minimum of 4% too long
- typically 7% too long
- maximum of 10% too long.

### **SYNCHRONIZATION LIMITS**







### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".