# **RENESAS** LVCMOS/LVTTL-to-Differential 3.3V, 2.5V LVPECL Translator

### DATASHEET

# **GENERAL DESCRIPTION**

The 85320I is a LVCMOS / LVTTL-to-Differential 3.3V, 2.5V LVPECL translator. The 85320I has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input levels and translates them to 3.3V or 2.5V LVPECL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important.

### **F**EATURES

- One differential 2.5V/3.3V LVPECL output
- LVCMOS/LVTTL CLK input
- CLK accepts the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 267MHz
- Part-to-part skew: 275ps (maximum)
- Additive phase jitter, RMS: 0.05ps (typical)
- 3.3V operating supply voltage (operating range 3.135V to 3.465V)
- 2.5V operating supply voltage (operating range 2.375V to 2.625V)
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

## **BLOCK DIAGRAM**

CLK Q

### **PIN ASSIGNMENT**

nc 🗌 1	8 Ucc
Q 🗌 2	7 CLK
nQ 🔤 3	6 🗌 nc
nc 4	5 UEE

### 85320I

**8-Lead SOIC** 3.90mm x 4.92mm x 1.37mm body package **M Package** Top View

### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	уре	Description
1, 4, 6	nc	Unused		No connect.
2,3	Q, nQ	Output		Differential output pair. LVPECL interface levels.
5	V	Power		Negative supply pin.
7	CLK	Input	Pullup	LVCMOS / LVTTL clock input.
8	V <sub>cc</sub>	Power		Positive supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pullup Resistor			51		kΩ

# RENESAS

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, $V_{\rm cc}$	4.6V
Inputs, V	-0.5V to $V_{cc}$ + 0.5V
Outputs, I <sub>o</sub> Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\boldsymbol{\theta}_{_{\!$	112.7°C/W (0 lfpm)
Storage Temperature, $T_{_{STG}}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### TABLE 3A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , Ta = -40°C to $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Positivo Supply Voltago		3.135	3.3	3.465	V
V <sub>cc</sub>	Positive Supply Voltage		2.375	2.5	2.625	V
I	Power Supply Current				25	mA

### TABLE 3B. LVCMOS / LVTTL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	CLK		2		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage	CLK		-0.3		1.3	V
I.	Input High Current	CLK	$V_{\rm cc} = V_{\rm in} = 3.465 V$			5	μA
I	Input Low Current	CLK	V <sub>cc</sub> = V <sub>IN</sub> = 3.465V	-150			μA

### TABLE 3C. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{cc} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	CLK		1.6		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage	CLK		-0.3		0.9	V
I.	Input High Current	CLK	V <sub>cc</sub> = V <sub>IN</sub> = 2.625V			5	μA
l	Input Low Current	CLK	V <sub>cc</sub> = V <sub>IN</sub> = 2.625V	-150			μA

### TABLE 3D. LVPECL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , Ta = -40°C to $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\Omega$  to V  $_{\rm cc}$  - 2V.

### Table 4A. AC Characteristics, $V_{_{\rm CC}}$ = 3.3V±5%, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency				267	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 267MHz	0.8		1.4	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	Integration Range: 12KHz - 20MHz		0.05		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				275	ps
t <sub>R</sub> , t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		45		55	%

NOTE 1: Measured from V\_/2 point of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points. NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

### **TABLE 4B. AC CHARACTERISTICS,** $V_{cc} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>_MAX</sub>	Output Frequency				215	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	$f \leq 267 \text{MHz}$	0.8		1.7	ns
tjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	Integration Range: 12KHz - 20MHz		0.05		ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				375	ps
t <sub>R</sub> , t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		45		55	%


NOTE 1: Measured from  $V_{cc}/2$  point of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points. NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

### Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band to the power in the


fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.



OFFSET FROM CARRIER FREQUENCY (Hz)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.





# **APPLICATION** INFORMATION

### **TERMINATION FOR LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize




FIGURE 1A. LVPECL OUTPUT TERMINATION

operating frequency and minimize signal distortion. *Figures 1A and 1B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 1B. LVPECL OUTPUT TERMINATION

### TERMINATION FOR 2.5V LVPECL OUTPUT

*Figure 2A* and *Figure 2B* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>cc</sub> - 2V. For V<sub>cc</sub> = 2.5V, the V<sub>cc</sub> - 2V is very close to ground




FIGURE 2A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 2C. 2.5V LVPECL TERMINATION EXAMPLE

level. The R3 in Figure 2B can be eliminated and the termination is shown in *Figure 2C*.




FIGURE 2B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

### **APPLICATION SCHEMATIC EXAMPLE**

*Figure 3* shows an example of 85320I application schematic. In this example, the device is operated at  $V_{cc}$ =3.3V. The decoupling capacitor should be located as close as possible to the power pin. For LVPECL output termination, only two terminations examples are

shown in this schematic. For more termination approaches, please refer to the LVPECL Termination Application Note.




FIGURE 3. 853201 APPLICATION SCHEMATIC EXAMPLE

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the 85320I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 85320l is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.465V \* 25mA = **86.6mW**
- Power (outputs) = 30.2mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 86.6mW + 30.2mW = 116.6mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows:  $Tj = \theta_{JA} * Pd_{total} + T_{A}$ 

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{A} = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  $85^{\circ}C + 0.117W * 103.3^{\circ}C/W = 97.1^{\circ}C$ . This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### TABLE 5. THERMAL RESISTANCE $\theta_{\text{JA}}$ for 8-pin SOIC, Forced Convection

$\theta_{JA}$ by Velocity (Linear Feet per Minute)					
Single-Laver PCB, JEDEC Standard Test Boards	<b>0</b> 153.3°C/W	<b>200</b> 128.5°C/W	<b>500</b> 115.5°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W		

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.




FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>cc</sub> - 2V.

• For logic high,  $V_{OUT} = V_{OH,MAX} = V_{CC,MAX} - 1.0V$ 

$$(V_{CC_{MAX}} - V_{OH_{MAX}}) = 1.0V$$

• For logic low,  $V_{OUT} = V_{OL_{MAX}} = V_{CC_{MAX}} - 1.7V$ 

$$(V_{CC_{MAX}} - V_{OL_{MAX}}) = 1.7V$$

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 1V)/50\Omega] * 1V = 20.0mW$ 

 $Pd_{L} = [(V_{ol_{MAX}} - (V_{cc_{MAX}} - 2V))/R_{l}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - (V_{cc_{MAX}} - V_{ol_{MAX}}))/R_{l}] * (V_{cc_{MAX}} - V_{ol_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **30.2mW** 

# **R**ELIABILITY INFORMATION

# TABLE 6. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 8 Lead SOIC

$\theta_{JA}$ by Velocity (Linear Feet per Minute)				
Vingle Lover DCD JEDEC Standard Test Beards	<b>0</b>	<b>200</b>	<b>500</b>	
	153.3°C/W	128.5°C/W	115.5°C/W	
Single-Layer PCB, JEDEC Standard Test Boards	153.3 C/W	128.5 C/W	97.1°C/W	
Julti-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W		

### TRANSISTOR COUNT

The transistor count for 85320I is: 269



PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STMBOL	MINIMUN	MAXIMUM	
N	8		
A	1.35	1.75	
A1	0.10	0.25	
В	0.33	0.51	
С	0.19	0.25	
D	4.80	5.00	
E	3.80	4.00	
е	1.27 BASIC		
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-012

### TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS85320AMILF	85320AIL	8 lead "Lead-Free" SOIC	tube	-40°C to 85°C
ICS85320AMILFT	85320AIL	8 lead "Lead-Free" SOIC	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET				
Rev	Rev Table Page Description of Change		Date	
A			Features Section - added lead-free bullet. Ordering Information Table - corrected standard marking and, added lead-free part number, marking, and note. Updated datasheet layout.	11/13/06
В	Т8	14	Ordering information - removed leaded devices. PDN CQ-13-02 Updated datasheet format	12/19/14



### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information** 

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>