

MC21605B6WD-SPTLY	2 x 16	5mm Character Height	LCD Module						
Specification									
Version: 1		Date: 02/07/2015							
	Revision								
1	30/06/2015	First Issue							

Display F	eatures		
Character Count	2 x 16		
Appearance	Black on Yellow/Green		
Logic Voltage	5V		
Interface	Parallel		
Font Set	English / Japanese		CHS
Display Mode	Transflective		
Character Height	5.23mm		Sinpliant
LC Type	STN		
Module Size	85.00 x 36.00 x 11.00 mm		
Operating Temperature	-20°C ~ +70°C		
Construction		Box Quantity	Weight / Display
LED Backlight	Yellow		<u> </u>

\* - For full design functionality, please use this specification in conjunction with the SPLC780D specification. (Provided Separately)

Disp	lay Accessories	0	ptional Variants
Part Number	Description	Fonts	Appearances
MCCMDB-16SIL	LCD Interconnect board, can be driven from either a PC or a single Board computer with a USB output.	English/Euro English/Cyrillic	White on Blue Black on White Black on RGB
MCCBL1A16SLIP -16DILS-150	16 Way, Single in-line to Dual In-line connector Cable.		
MDIB-CC1	The MDIB-CC1 is a interconnect board for standard pitch pinouts to fine pitch wires. Ideal for prototyping of TFT and COG LCDs.		



Voltage

3V

3.3V

#### GENERAL SPECIFICATIONS

ITEM	NOMINAL DIMENSIONS / AVAILABLE OPTIONS
DISPLAY FORMAT	16 Characters by 2 Lines
LCD PANEL OPTIONS	STN (Yellow-green color)
POLARIZER OPTIONS	Positive, Transflective
BACKLIGHT OPTIONS	Edge type LED backlight (Yellow-green color)
VIEWING ANGLE OPTIONS	6:00 ( Bottom )
<b>TEMPERATURE RANGE OPTIONS</b>	Wide temp. range ( -20°C ~ 70°C )
CONTROLLER IC	SUNPLUS
DISPLAY DUTY	1/16
DRIVING BIAS	1/5

#### MECHANICAL SPECIFICATIONS

OVERALL SIZE	LED backlight version : 85.0 x 36.0 x max 11.0					
VIEWING AREA	64.5W x 16.4H	mm	HOLE-HOLE	80.0W x 31.0H	mm	
CHARACTER SIZE	3.00W x 5.2 <mark>3</mark> H	mm	CHARACTER PITCH	0.51W x 0.52H	mm	
DOT SIZE	0.56W x 0.6 <mark>1</mark> H	mm	DOT PITCH	0.05W x 0.05H	mm	
ABSOLUTE MAXIMUM	RATINGS					

ITEM	SYMBOL	CONDITION	MIN	MAX	UNIT
POWER SUPPLY (LOGIC)	Vdd	25°C	-0.3	7.0	V
POWER SUPPLY (LCD)	V0	25°C	Vdd -13.5	Vdd +0.3	V
	in Vinna	25°C	☐ -0.3	Vdd +0.3	V
OPERATING TEMPERATURE	Vopr		-20	70	°C
STORAGE TEMPERATURE	Vstg		-30	80	°C

#### **ELECTRONICAL CHARACTERISTIC\***

	SVMPOL		ST				
	STIVIDUL	CONDITION	MIN	TYP	MAX	UNTI	
Input voltage	Vdd	+5V	4.7	5.0	5.5	V	
Supply current	ldd	Vdd=5V		1.5		mA	
		-20 <sup>°</sup> C	4.30		4.85		
Recommended LCD driving		0°C	4.25		4.75		
voltage for normal temp. Version module	Vdd - V0	25 <sup>°</sup> C	4.20	4.50	4.70	V	
		50 <sup>°</sup> C	4.10		4.60		
		70 <sup>°</sup> C	3.85		4.50		
LED forward voltage	Vf	25 <sup>°</sup> C	3.8		4.4	V	
LED forward current	lf	25 <sup>°</sup> C		20	30	mA	
LED reverse Current	lr	25 <sup>°</sup> C		20		μ <b>A</b>	
LED Peak wave length	λρ	25 <sup>°</sup> C If = 20mA	568		575	nm	
LED illuminance (Without LCD)	Lv	25 <sup>°</sup> C If = 20mA	10		15	cd/m <sup>2</sup>	
LED life time		25°C lf = 20mA	100K			Hours	

\* The above data are for reference only.

#### OPTICAL CHARACTERISTIC

FOR TN TYPE LCD MODULE (TA=25 °C, Vdd=5.0V ±0.25V)									
ITEM	SYMBOL	OL CONDITION MIN TYP MA				UNIT			
	Φ2-Φ1		30			deg			
VIEWINGANGLE	Θ	N-4	25						
CONTRAST RATIO	К			2					
RESPONSE TIME(RISE)	TR			120	150	ms			
RESPONSE TIME(FALL)	TF			120	150	ms			

FOR STN TYPE LCD MODULE (TA=25 °C, Vdd=5.0V ±0.25V)								
ITEM	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNIT		
	Φ2-Φ1	K-A	40			deg		
VIEWINGANGLE	Θ	N-4	60					
CONTRAST RATIO	К			6				
RESPONSE TIME(RISE)	TR			150	250	ms		
RESPONSE TIME(FALL)	TF		A	150	250	ms		







### ELECTRICAL SPECIFICATIONS

#### 1. DC CHARACTERISTICS (VDD = 4.5V to 5.5V, TA = 25 °C)

	SVMPOL	LIMIT				TEST CONDITION
CHARACTERISTICS	STNIDUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
INPUT HIGH VOLTAGE	VIH1	2.2		Vdd	V	
INPUT LOW VOLTAGE	VIL1	-0.3		0.6	V	1  ms ( L, NS, N, W, DB, DB)
INPUT HIGH CURRENT	Іін	-2.0		2.0	μA	Pins ( RS. R/W. DB0 - DB7 )
INPUT LOW CURRENT	lı∟	-20	-50	-100	μΑ	Vdd = 5.0V
OUTPUT HIGH VOLTAGE ( TTL )	Vон1	2.4		Vdd	V	Іон = - 0.1mA Pins: DB0 - DB7
OUTPUT LOW VOLTAGE ( TTL )	Vol1			0.4	V	IoL = 0.1mA Pins: DB0 - DB7

## 2. AC CHARACTERISTICS (VDD = 4.5V to 5.5V, TA = 25 C)

## Write mode

	CYMDOL	LIMIT				TEST CONDITION
CHARACTERISTICS	STNIBUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
ENABLE CYCLE TIME	tc	500			ns	Pin E
ENABLE PULSE WIDTH	tpw	230			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40	ia <u>n</u> u	1 <u>a u</u> tt	ns	Pins RS, R/W, E
ADDRESS HOLD TIME	thd1	10			ns	Pins RS, R/W, E
DATA SETUP TIME	tsp2	80			ns	Pins: DB0 - DB7
DATA HOLD TIME	thd2	10			ns	Pins: DB0 - DB7

#### Read mode

	SAMBOI	LIMIT				TEST CONDITION
CHARACTERISTICS	STWDUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
ENABLE CYCLE TIME	tc	500			ns	Pin E
ENABLE PULSE WIDTH	tpw	230			ns	Pin E
ENABLE RISE/ FALL TIME	tR, tF			20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	thd1	10			ns	Pins RS, R/W, E
DATA OUTPUT DELAY TIME	to			120	ns	Pins: DB0 - DB7
DATA HOLD TIME	thd2	5			ns	Pins: DB0 - DB7

#### 3.1 WRITE MODE TIMING DIAGRAM



3.2 READ MODE TIMING DIAGRAM



#### EXTERNAL DIMENSIONS



PIN ASSIGNMENT

PIN	SYMBOL	FUNCTION
1	Vss	GND
2	Vdd	Power supply for LCM (+5.0V)
3	V0	Contrast Adjust
4	RS	Register Select Signal
5	R/W	Data Read / Write
6	E	Enable Signal
7-14	DB0 - DB7	Data bus line
15	LED+	Power supply for BKL (+5.0V)
16	LED-	Power supply for BK <mark>L</mark> (0V)

POWER SUPPLY



#### REFLECTOR OF SCREEN AND DDRAM ADDRESS

Display position	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8	1-9	1-10
DDRAM address	00	01	02	03	04	05	06	07	08	09
Display position S	1-11	1-12	1-13	1-14	1-15	1-16	• S	upp	DLV	1
DDRAM address	0A	0B	0C	0D	0E	0F	10	11	12	13
Display position										   
DDRAM address	14	15	16	17	18	19	1A	1B	1C	1D
Display position										
DDRAM address	1E	1F	20	21	22	23	24	25	26	27
Display position	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10
	4.0		40	40	4.4	15	16	17	40	10
DDRAM address	40	41	42	43	44	45	40	47	48	49
DDRAM address Display position	40 2-11	41 2-12	42 2-13	43 2-14	44 2-15	45 2-16	40	47	48	43
DDRAM address Display position DDRAM address	40 2-11 4A	41 2-12 4B	42 2-13 4C	43 2-14 4D	44 2-15 4E	45 2-16 4F	50	51	48 52	53
DDRAM address Display position DDRAM address Display position	40 2-11 4A	41 2-12 4B	42 2-13 4C	43 2-14 4D	44 2-15 4E	45 2-16 4F	50	51	48 52	53
DDRAM address Display position DDRAM address Display position DDRAM address	40 2-11 4A 54	41 2-12 4B 55	42 2-13 4C 56	43 2-14 4D 57	44 2-15 4E 58	45 2-16 4F 59	50 5A	51 5B	48 52 5C	53 5D
DDRAM address Display position DDRAM address Display position DDRAM address Display position	40 2-11 4A 54	41 2-12 4B 55	42 2-13 4C 56	43 2-14 4D 57	44 2-15 4E 58	45 2-16 4F 59	50 5A	51 5B	48 52 5C	53 5D
DDRAM address Display position DDRAM address Display position DDRAM address Display position DDRAM address	40 2-11 4A 54 5E	41 2-12 4B 55 5F	42 2-13 4C 56 60	43 2-14 4D 57 61	44 2-15 4E 58 62	43 2-16 4F 59 63	50 5A 64	51 5B 65	48 52 5C 66	53 5D 67

1-1 means first character of line 1 on screen

#### INSTRUCTION TABLE

				Inst	ructic	on Co	de					Execution
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	11me(fosc= 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write 20H to DDRAM set DDRAM address to 00H from AC	1.52ms
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to 00H from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.52ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display	38µs
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Set display(D) cursor(C) and blinking of cursor(B) on/off	38µs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	-	-	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data	38µs
Function Set	0	o	510	0	1	DL	an	u f F	ac	tu	Set interface data length(DL:8bit/4bit), number of display line (N:2line/1line) and,display font type F:5X11dots / 5X8dots	38µs
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	38µs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	38µs
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF The contents of address counter can also be read	0 µs
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	38µs
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM)	38µs

#### INSTRUCTION DESCRIPTION

# A. Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing 20H (space code) to all DDRAM address, and set DDRAM address to 00H into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the first line of the display.

Make the entry mode increment (I/D = HIGH)

## B. Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	0	0	1	-	

Set DDRAM address to 00H into the address counter.

Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

## C. Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

## I/D:Increment /decrement of DDRAM address(cursor or blink)

I/D=High,cursor/blink moves to right and DDRAM address is increased by 1.

I/D=low,cursor/blink moves to left and DDRAM address is decreased by 1.

\*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM. **SH:Shift of entire display** 

When DDRAM read (CGRAM read/write) operation or SH=Low,shifting of entire display is not performed.if SH=High, and DDRAM write operation,shift of entire display is performed according to I/D value(I/D=High,shift left, I/D=Low, shift right).

# D. Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

## D:Display ON/OFF control bit

When D=High, entire display is turned on.

When D=Low, display is turned off, but display data remains in DDRAM.

## C:Cursor ON/OFF control bit

When C=High, cursor is turned on.

When C=Low, cursor is disappeared in current display ,but I/D register preserves its data.

## B:Cursor Blink ON/OFF control bit

When B=High, cursor blink is on, which performs alternately between all the High data and display characters at the cursor position.

When B=Low ,blink is off.

# E. Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	de	sigr	0	mpa	nuf	S/C	U R/L	•- 5	su-p	рly

Shifting of right/left cursor position or display without writing or reading of display data. This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2<sup>nd</sup> line after the 40<sup>th</sup> digit of the 1<sup>st</sup> line. Note that display shift is performed simultaneously in all the lines.

When displayed data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left,cursor moves according to the display
1	1	Shift all the display to the right,cursor moves according to the display

# F. Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

## DL:Interface data length control bit

When DL=High, it means 8-bit bus mode with MPU.

When DL=Low, it means 4-bit bus mode with MPU.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

# N:Display line number control bit

When N=Low, 1-line display mode is set.

When N=High, 2-line display mode is set.

## F:Display font type control bit

When F=Low, 5x8 dots format display mode is set. When F=High, 5x11 dots format display mode.

# G. Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	d e	s <sup>0</sup> ar	1	AC5	AC4	AC3	AC2	AC1	AC0	рl

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

# H. Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=Low), DDRAM address is from 00H to 4FH In 2-line display mode(N=High), DDRAM address in the  $1^{st}$  line is from 00H to 27H and DDRAM address in the  $2^{nd}$  line is from 40H to 67H

# I. Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether IC is in internal operation or not .

If BF is High, internal operation is in progress and shall wait until BF is to be Low, which by then the next instruction can be performed. In this instruction you and also read the value of the address counter.

# J. Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
1	0	D7	D6	D5	D4	D3	D2	D1	D0	

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased /decreased by 1,according the entry mode.

## K. Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

Note:In case of RAM write operation,AC is increased/decreased by 1 as in read operation. At this time,AC indicates the next address position, but only the previous data can be read by the read instruction.

#### Character code CGRAM Address CGRAM Data Pattern D7 D6 D5 D4 D3 D2 D1 D0 A5 A4 A3 A2 A1 A0 P7 P6 P5 P4 P3 P2 P1 P0 number 0 0 0 0 x 0 0 0 0 0 0 0 0 Х pattern 1 Х Х 1 0 x x x ХХ Х 0 0 X X X ХХ X X X X 0 1 Х Х X 0 0 0 1 1 ХХХ 0 0 0 Х Х Х Х pattern8 0 0 0 0 Х Х Х 0 0 0 ХХ Х ХХ Х X X X ХХ X Х 0 1 Х Х 0 0 0 x x x 0

## RELATIONSHIP BETWEEN CHARACTER CODE AND CGRAM

#### DISPLAY DATA RAM(DDRAM)

DDRAM stores display data of maximum 80x8 bits(80 characters). DDRAM address is set in the address counter(AC) as a hexadecimal number

MSB						LSB
AC6	AC5	AC4	AC3	AC2	AC1	AC0

#### INITIALIZATION

1. 8-bit interface mode (Condition: fosc = 270KHZ)



#### 2. 4-bit interface mode (Condition: fosc = 270KHZ)



#### INTERFACE TO MPU



## Features

- 1. Interface to an 8-bit or 4-bit MPU is available.
- 2. 192 types of alphanumeric, symbols and special characters can be displayed with the built in character generator (ROM).
- 3. Other preferred characters can be displayed by character generator (RAM).
- 4. Various instructions may be programmed.
  - Clear display
  - Cursor at home
  - On/Off cursor
  - Blink character
  - Shift display
  - Shift cursor
  - Read/Write display data .etc.
- 5. Compact and light weight design which can easily be integrated into end products.
- 6. Single power supply +5V drive (except for extended temperature type).
- 7. Low power consumption.

## STANDARD FONT MAP

Upper 4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LННН	HLLL	HLLH	HLHL	нгнн	HHLL	ннгн	нннг	нннн
LLLL	CG RAM (1)															
LLLH	(2)															
LLHL	(3)															
LLHH	(4)															
LHLL	(5)															
LHLH	(6)															
LHHL	(7)															
сннн	(8)															
HLLL	(1)															
нігн	(2)															
HLHL	(3)															
нгнн	(4)															
HHLL	(5)															
ннгн	(6)															
HHHL	(7)															
нннн	(8)															