# 8176 (H) x 6132 (V) Full Frame CCD Image Sensor

# Description

The KAF-50100 Image Sensor is a high performance, 50-megapixel CCD. Based on the TRUESENSE 6.0 micron Full Frame CCD Platform, the sensor features ultra-high resolution, broad dynamic range, and a four-output architecture. A lateral overflow drain suppresses image blooming, while an integrated Pulse Flush Gate clears residual charge on the sensor with a single electrical pulse. A Fast Dump Gate can be used to selectively remove a line of charge to facilitate partial image readout. The sensor also utilizes the TRUESENSE Transparent Gate Electrode to improve sensitivity compared to the use of a standard front side illuminated polysilicon electrode.

The sensor shares a common pin-out and electrical configuration with the KAF-40000 Image Sensor, allowing a single camera design to support both members of this sensor family.

Table 1. GENERAL SPECIFICATIONS					
Parameter	Typical Value				
Architecture	Full Frame CCD (Square Pixels)				
Total Number of Pixels	8304 (H) × 6220 (V) = 51.6 Mp				
Number of Effective Pixels	8208 (H) × 6164 (V) = 50.5 Mp				
Number of Active Pixels	8176 (H) × 6132 (V) = 50.1 Mp				
Pixel Size	6.0 μm (H) × 6.0 μm (V)				
Active Image Size	49.1 mm (H) $\times$ 36.8 mm (V) 61.3 mm (Diagonal), 645 1.1x Optical Format				
Aspect Ratio	4:3				
Horizontal Outputs	4				
Saturation Signal	40.3 ke⁻				
Output Sensitivity	31 μV/e⁻				
Quantum Efficiency KAF-50100-CAA KAF-50100-AAA KAF-50100-ABA (with Lens)	22%, 22%, 16% (Peak R, G, B) 25% 62%				
Read Noise (f = 18 MHz)	12.5 e⁻				
Dark Signal (T = 60°C)	42 pA/cm <sup>2</sup>				
Dark Current Doubling Temperature	5.7°C				
Dynamic Range (f = 18 MHz)	70.2 dB				
Estimated Linear Dynamic Range (f = 18 MHz)	69.3 dB				
Charge Transfer Efficiency Horizontal Vertical	0.999995 0.999999				
Blooming Protection (4 ms Exposure Time)	800X Saturation Exposure				
Maximum Date Rate	18 MHz				
Package	Ceramic PGA				
Cover Glass	MAR Coated, 2 Sides or Clear Glass				

# Table 1. GENERAL SPECIFICATIONS



# **ON Semiconductor®**

www.onsemi.com



## Figure 1. KAF-50100 Full Frame CCD Image Sensor

## Features

- TRUESENSE Transparent Gate Electrode for High Sensitivity
- Ultra-High Resolution
- Board Dynamic Range
- Low Noise Architecture
- Large Active Imaging Area

#### Applications

- Digitization
- Mapping/Aerial
- Photography
- Scientific

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

NOTE: All Parameters are specified at T = 40°C unless otherwise noted.

# **ORDERING INFORMATION**

#### Table 2. ORDERING INFORMATION


Part Number	Description	Marking Code			
KAF-50100-ABA-JP-BA	Monochrome, Microlens, Enhanced, ESD, Ceramic PGA, Taped-Clear Cover Glass, Standard Grade	KAF-50100-ABA			
KAF-50100-ABA-JP-AE	Taped-Clear Cover Glass, Engineering Grade				
KAF-50100-ABA-JR-BA <sup>(1)</sup>	KAF-50100-ABA				
KAF-50100-ABA-JR-AE <sup>(1)</sup>	F-50100-ABA-JR-AE <sup>(1)</sup> Monochrome, Microlens, Enhanced, ESD, Ceramic PGA, Taped-Clear Cover Glass with AR Coating (Both Sides), Engineering Grade				
KAF-50100-CAA-JD-AA	KAF-50100-CAA				
KAF-50100-CAA-JD-AE	Color (Bayer RGB), No Microlens, Enhanced, ESD, Ceramic PGA, Clear Cover Glass with AR Coating (Both Sides), Engineering Grade	Serial Number			
KAF-50100-AAA-JD-BA	Monochrome, No Microlens, Enhanced, ESD, Ceramic PGA, Clear Cover Glass with AR Coating (Both Sides), Standard Grade	KAF-50100-AAA			
KAF-50100-AAA-JD-AE	Monochrome, No Microlens, Enhanced, ESD, Ceramic PGA, Clear Cover Glass with AR Coating (Both Sides), Engineering Grade	Serial Number			

1. Not recommended for new designs.

See the ON Semiconductor *Device Nomenclature* document (TND310/D) for a full description of the naming convention used for image sensors. For reference documentation, including information on evaluation kits, please visit our web site at <a href="http://www.onsemi.com">www.onsemi.com</a>.

# **DEVICE DESCRIPTION**

#### Architecture



4152 Pixels/Line/Output

NOTE: Showing the filter pattern of the color version.

# Figure 2. Block Diagram

# Dark Reference Pixels

Surrounding the periphery of the device is a border of light shielded pixels creating a dark region. Within this dark region are light shielded pixels that include 28 leading dark pixels on every line. There are also 29 full dark lines at the start and 26 full dark lines at the end of every frame. Under normal circumstances, these pixels do not respond to light and may be used as a *dark reference*.

# Dummy Pixels

Within each horizontal shift register there are 20 leading pixels. These are designated as *dummy pixels* and should not be used to determine a dark reference level.

# Active Buffer Pixels

Forming the outer boundary of the effective active pixel region, there are 16 unshielded active buffer pixels between the photoactive area and the dark reference. These pixels are light sensitive but they are not tested for defects and non-uniformities. For the leading 16 active column pixels, the first 4 pixels are covered with blue pigment while the remaining are arranged in a Bayer pattern (R, GR, GB, B).

The filter description is for the color version only. No filter pattern is provided for the monochrome version.

# CTE Monitor Pixels

Two CTE test columns, at the leading end of each output, and one CTE test row are included for manufacturing test purposes. The filter description is for the color version only. No filter pattern is provided for the monochrome version.

#### **Image Acquisition**

An electronic representation of an image is formed when incident photons falling on the sensor plane create electron-hole pairs (charge) within the device. These photon-induced electrons are collected locally by the formation of potential wells at each pixel site. The number of electrons collected is linearly dependent on light level and exposure time and non-linearly dependent on wavelength. When the pixel's capacity is reached, excess electrons are discharged into the lateral overflow drain (LOD) to prevent crosstalk or 'blooming'. During the integration period, the V1 and V2 register clocks are held at a constant (low) level.

## **Charge Transport**

The integrated charge from each pixel in the Vertical CCD (VCCD) is transported to the output using a two-step process. Each remaining line (row) of charge is first transported from the VCCD to a dual parallel split horizontal register (HCCD) using the V1 and V2 register clocks. The transfer to the HCCD occurs on the falling edge of V2 while H1A is held high. This line of charge may be readout immediately (dual split) or may be passed through a transfer gate (XG) into a second (B) HCCD register while the next line loads into the first (A) HCCD register (dual parallel split). Readout of each line in the HCCD is always split at the middle and, thus, either two or four outputs are used. Left (or right) outputs carry image content from pixels in the left (or right) columns of the VCCD. A separate connection to the last H1 phase (H1L) is provided to improve the transfer speed of charge to the output amplifier. On each falling edge of H1L, a new charge packet is sensed by the output amplifier. Left and right HCCDs are electrically isolated from each other except for the common transfer gate (XG).

## Pulsed Flush Gate/Fast Dump Gate

The Pulsed Flush Gate (PFG) feature is used to drain the charge of all pixels prior to exposure. The exception is pixels in the Fast Dump Gate (FDG) row that are drained using the separate FDG pin. Draining is accomplished by first clocking V2 high while V1 is held low. This forces all charge into the V2 phase of the pixel. While V2 is high, PFG (or FDG) may be clocked high to begin draining the signal from the pixel to the LOD. Charge transfer out of the pixel is fully completed only after V2 has been clocked low plus some characteristic time.

## **Horizontal Register**

## **Output Structure**

The output consists of a floating diffusion connected to a three-stage source follower. Charge presented to the floating diffusion (FD) is converted into a voltage and is current amplified in order to drive off-chip loads. The resulting voltage change seen at the output is linearly related to the amount of charge placed on the FD. Once the signal has been sampled by the system electronics, the reset gate (RG) is clocked to remove the signal and FD is reset to the potential applied by reset drain (RD). Increased signal at the floating diffusion reduces the voltage seen at the output pin. To activate the output structure, an off-chip current source must be added to the VOUT pin of the device. See Figure 4.





Figure 3. Output Architecture (Each Output)



NOTE: Component values may be revised based on operating conditions and other design considerations.

Figure 4. Recommended Output Structure Load Diagram

# **Physical Description**

Pin Description and Device Orientation





Figure 5. Image Transfer Diagram



Notes:

- 1. Pins with the same name are nominally tied together on the circuit board and have the same operating conditions. In addition, pins labeled with left ('L') and ('R') designations may also be tied together except for VOUT pins.
- 2. To achieve optimal output signal matching, electrical layout of the PCB should be made as symmetrical as possible relative to the left and right sides of the sensor.

#### Figure 6. Pinout Diagram

# Table 3. PIN DESCRIPTION

Pin	Name	Description
A1	VSUB	Substrate
A2	VDD <sub>LA</sub>	Output Amplifier Supply, Left A
A3	VSSL	Output Amplifier Return, Left
A4	$RD_L$	Reset Drain, Left
A5	VDD <sub>LB</sub>	Output Amplifier Supply, Left B
A6	H1AL	Horizontal Phase 1, A Left
A7	H2L	Horizontal Phase 2, Left
A12	H2 <sub>R</sub>	Horizontal Phase 2, Right
A13	H1A <sub>R</sub>	Horizontal Phase 1, A Right
A14	VDD <sub>RB</sub>	Output Amplifier Supply, Right B
A12	RD <sub>R</sub>	Reset Drain, Right
A16	VSS <sub>R</sub>	Output Amplifier Return, Right
A17	VDD <sub>RA</sub>	Output Amplified Supply, Right A
A18	VSUB	Substrate

B1	VOUT <sub>LA</sub>	Video Output, Left A
B2	VOUT <sub>LB</sub>	Video Output, Left B
B3	OGL	Output Gate, Left
B4	RGL	Reset Gate, Left
B5	H1LL	Horizontal Phase 1, Last Gate, Left
B6	H1B <sub>L</sub>	Horizontal Phase 1, B Left
B7	XG	Horizontal Transfer Gate
B8	VSUB	Substrate
B11	VSUB	Substrate
B12	NC	No Connection
B13	H1B <sub>R</sub>	Horizontal Phase 1, B Right
B14	H1L <sub>R</sub>	Horizontal Phase 1, Last Gate, Right
B15	RG <sub>R</sub>	Reset Gate, Right
B16	OG <sub>R</sub>	Output Gate, Right
B17	VOUT <sub>RB</sub>	Video Output, Right B
B18	VOUT <sub>RA</sub>	Video Output, Right A

Pin	Name	Description
C1	LOD	Lateral Overflow Drain
C2	PFG	Pulse Flush Gate
C3	V1	Vertical Phase 1
C4	V2	Vertical Phase 2
C5	PFG	Pulse Flush Gate
C6	VSUB	Substrate
C13	VSUB	Substrate
C14	PFG	Pulse Flush Gate
C15	V2	Vertical Phase 2
C16	V1	Vertical Phase 1
C17	PFG	Pulse Flush Gate
C18	LOD	Lateral Overflow Drain

D1	VSUB	Substrate					
D2	FDG	Fast Dump Gate					
D3	V1	Vertical Phase 1					
D4	V2	Vertical Phase 2					
D5	LOD	Lateral Overflow Drain					
D14	LOD	Lateral Overflow Drain					
D15	V2	Vertical Phase 2					
D16	V1	Vertical Phase 1					
D17	FDG	Fast Dump Gate					
D18	VSUB	Substrate					

NOTE: The leads are on a 0.100" spacing.

# **IMAGING PERFORMANCE**

# Table 4. TYPICAL OPERATIONAL CONDITIONS

Description	Test Condition – Unless Otherwise Noted	Units	Notes
Frame Time (t <sub>READOUT</sub> + t <sub>INT</sub> )	1,001 1,754	ms	Dual Parallel Split Dual Split
Integration Time (t <sub>INT</sub> )	Variable		
Horizontal Clock Frequency	18	MHz	
Temperature	25	°C	Room Temperature
Operation	Nominal Operating Levels		

# Table 5. SPECIFICATIONS

Description	Symbol	Min.	Nom.	Max.	Units	Notes	Verification Plan <sup>15</sup>
Saturation Signal	N <sub>SAT</sub> N <sub>e</sub> ⁻ <sub>SAT</sub> Q/V	1,075 _ _	1,250 40.3 31		mV ke⁻ μV/e⁻	1	Die
Quantum Efficiency (Color) Red Green Blue	QE <sub>MAX</sub>	- - -	22 22 16	- - -	% QE		Design
Quantum Efficiency (Monochrome) @ 450 nm	QE <sub>MAX</sub>	_	25	_	% QE		Design
Photoresponse Non-Linearity	PRNL	_	5	10	%	2	Die
Photoresponse Non-Uniformity	PRNU	_	8.5	25	% p-p	3	Die
Readout Dark Signal	V <sub>DARK,READ</sub>	_	18	30	mV/s	4	Die
Integration Dark Signal	V <sub>DARK,INT</sub>	_	3	10	mV/s	5	Die
Dark Signal Non-Uniformity	DSNU	_	1	4	mV p-p	6, 16	Die
Dark Signal Doubling Temperature	ΔΤ	-	5.7	-	°C	4	Design
Read Noise	NR	-	12.5	-	e⁻ rms	7	Design
Dynamic Range	DR	_	70.2	_	dB	8	Design
Estimated Linear Dynamic Range	DR <sub>LIN</sub> (Est.)	-	69.3	-	dB		Design
Red-Green Hue Shift Blue-Green Hue Shift (Color Version)	RG <sub>HueUnif</sub> BG <sub>HueUnif</sub>	-	5 5	12 12	%	9	Die
Horizontal Charge Transfer Efficiency	HCTE	_	0.999995	_		10	Design
Vertical Charge Transfer Efficiency	VCTE	_	0.999999	_			Die
Blooming Protection	X <sub>AB</sub>	_	800		x Esat	11	Design
DC Offset, Output Amplifier	V <sub>ODC</sub>	_	7.5	_	V	12	Die
Output Amplifier Bandwidth	f <sub>–3dB</sub>	-	220	-	MHz	13	Design

## Table 5. SPECIFICATIONS (continued)

Description	Symbol	Min.	Nom.	Max.	Units	Notes	Verification Plan <sup>15</sup>
Output Impedance, Amplifier	R <sub>OUT</sub>	-	145	-	Ω		Die
Reset Feedthrough	V <sub>RFT</sub>	-	0.5	-	V	14	Design

1. Increasing output load currents to improve bandwidth will decrease these values.

2. Worst-case deviation (from 15 mV & 90% N<sub>SAT</sub> min) relative to a linear fit applied between 0 and 65% of V<sub>SAT</sub>.

3. Difference between the maximum and minimum average signal levels of 168 × 168 blocks within the sensor on a per color basis as a % of average signal level.

4. T =  $60^{\circ}$ C. t<sub>INT</sub> = 0. Average non-illuminated signal with respect to over-clocked horizontal register signal.

5. T = 60°C. Average non-illuminated signal with respect to over-clocked vertical register signal.

6. T = 60°C. Absolute difference between the maximum and minimum average signal levels of 168 × 168 blocks within the sensor.

7. rms deviation of horizontal over-clocked pixels measured in the dark.

8. 20Log (N<sub>e<sup>-</sup>SAT</sub> / NR)

9. Gradual variations in hue (red with respect to green pixels and blue with respect to green pixels) in regions of interest (168 × 168 blocks) within the sensor. The specification refers to the largest value of the response difference.

10. Measured per transfer above and below (~70% V<sub>SAT</sub> min) saturation exposure levels. Typically, no degradation in HCCD CTE is observed up to 18 MHz.

11. X<sub>AB</sub> is the number of times above the V<sub>SAT</sub> illumination level that the sensor will bloom by spot size doubling. The spot size is 10% of the imager height. X<sub>AB</sub> is measured at 4 ms.

12. Video level offset with respect to ground.


13. Last stage only. Assumes 5 pF off-chip load.

14. Amplitude of feed-through in VOUT during RG clocking.


15. A "die" parameter is measured on every sensor during production testing. A "design" parameter is quantified during design verification and not guaranteed by specification.


16.t<sub>INT</sub> = 1,000 ms

# **TYPICAL PERFORMANCE CURVES**




**KAF-50100 Spectral Response** 





# KAF-50100 Monochrome Quantum Efficiency



# KAF-50100-ABA Monochrome with Lens QE






Figure 9. Spectral Response (KAF-50100-ABA Version)




KAF-50100 Quantum Efficiency GR – GB Difference





KAF-50100 - Typical Angular Response






KAF-50100 Monochrome – Typical Angular Response

Figure 12. Typical Normalized Angle Response (KAF-50100-AAA Version)

## 1.1 1 0.9 0.8 Normalized Response 0.7 0.6 0.5 0.4 0.3 0.2 Horizontal Vertical 0.1 0 -40 -30 -20 -10 0 10 20 30 40 Incident Light Angle (Deg)

## KAF-50100-ABA Monochrome with Lens





KAF-50100 Anti-Blooming Performance

Figure 14. Typical Anti-Blooming Performance

# DEFECT DEFINITIONS

# **Operating Conditions**

Bright defect tests performed at T = 25°C,  $t_{INT}$  = 250 ms and  $t_{READOUT}$  = 2,527 ms. Dark defect tests performed at T = 25°C,  $t_{INT}$  = 1,000 ms and  $t_{READOUT}$  = 2,527 ms.

# Table 6. SPECIFICATIONS

Classification	Points	Clusters	Columns	Includes Dead Columns	
Standard Grade	< 4,000	< 50	< 20	Yes	

# Point Defects

A pixel that deviates by more than 36 mV above neighboring pixels under non-illuminated conditions.

A pixel that deviates by more than 7% above or 11% below neighboring pixels under illuminated conditions

# Cluster Defect

A grouping of not more than 10 adjacent point defects.

Cluster defects are separated by no less than 4 good pixels in any direction.

# Column Defect

A grouping of more than 10 point defects along a single column.

A column that deviates by more that 1.2 mV above neighboring columns under non-illuminated conditions.

A column that deviates by more that 1.5% above or below neighboring columns under illuminated conditions.

Column defects are separated by no less than 4 good columns. No multiple column defects (double or more) will be permitted.

Column and cluster defects are separated by at least 4 good columns in the x direction.

# Dead Column

A column that deviates by more than 50% below neighboring columns under illuminated conditions.

# Saturated Column

A column that deviates by more than 120 mV above neighboring columns under non-illuminated conditions. No saturated columns are allowed.

# OPERATION

# Table 7. ABSOLUTE MAXIMUM RATINGS

Description	Symbol	Minimum	Maximum	Units	Notes
Diode Pin Voltages	V <sub>DIODE</sub>	-0.5	20	V	1, 2
Gate Pin Voltages	V <sub>GATE1</sub>	-14.3	14.5	V	1, 3
RG Pin Voltage	V <sub>RG</sub>	-0.5	14.5	V	1
Overlapping Gate Voltages	V <sub>1-2</sub>	-14.3	14.5	V	4
Non-Overlapping Gate Voltages	V <sub>g-g</sub>	-14.3	14.5	V	5
Output Bias Current	I <sub>OUT</sub>	-	-30	mA	6
LOD Diode Voltage	V <sub>LODT</sub>	-0.5	13.5	V	1
Operating Temperature	T <sub>OP</sub>	0	60	°C	7

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Referenced to pin VSUB.

2. Includes pins: RD, VDD, VSS, VOUT.

3. Includes pins: V1, V2, H1A, H1B, H1L, H2, OG, PFG, FDG, XG.

Voltage difference between overlapping gates. Includes: V1 to V2, H1/H1L to H2, H1L to OG, V1 to H2, PFG to V1/V2, FDG to V1/V2, XG to H1A/H1B/H2.

5. Voltage difference between non-overlapping gates. Includes: V1 to H1A/H1B/H1L, V2 to XG, H2 to PFG/FDG, PFG to FDG.

 Avoid shorting output pins to ground or any low impedance source during operation. Amplifier bandwidth increases at higher currents and lower load capacitance at the expense of reduced gain (sensitivity). Operation at these values will reduce MTTF (Mean Time to Failure).

7. Noise performance will degrade at higher temperatures.

# **Power-up Sequence**

The sequence chosen to perform an initial power-up is not critical for device reliability. A coordinated sequence may minimize noise and the following sequence is recommended:

- 1. Connect the ground pins (VSUB).
- 2. Supply the appropriate biases and clocks to the remaining pins.

Description	Symbol	Minimum	Nominal	Maximum	Units	Maximum DC Current (mA)	Notes
Reset Drain	V <sub>RD</sub>	11.3	11.5	11.7	V	I <sub>RD</sub> = 0.01	1
Output Amplifier Return	V <sub>SS</sub>	0.5	0.7	1.0	V	I <sub>SS</sub> = 3.0	1
Output Amplifier Supply	V <sub>DD</sub>	14.5	15.0	15.5	V	I <sub>OUT</sub> + I <sub>SS</sub>	1
Substrate	V <sub>SUB</sub>	-	0	-	V	0.01	
Output Gate	V <sub>OG</sub>	-2.2	-2.0	-1.8	V	0.01	1
Lateral Drain	V <sub>LOD</sub>	9.8	10.0	10.2	V	0.01	1
Video Output Current	I <sub>OUT</sub>	-	5	10	mA		2

# Table 8. DC BIAS OPERATING CONDITIONS

1. Subscripts (L, R, LA, LB, RA, RB, T, B) have not been included in the symbol list.

2. An output load sink must be applied to VOUT to activate output amplifier - see Figure 4.

# **AC Operating Conditions**

# Table 9. CLOCK LEVELS

Pin Description for Clocked Signal	Symbol	Level	Min.	Nom.	Max.	Units	Effective Capacitance (Note 1)	Notes
V1 (4 Pins Total)	V1L	Low	-9.2	-9.0	-8.8	V	568 nF	2
	V1H	High	2.3	2.5	2.7	V	568 nF	2
V2 (4 Pins Total)	V2L	Low	-9.2	-9.0	-8.8	V	645 nF	2
	V2H	High	3.3	3.5	3.7	V	645 nF	2
$H1A_L$ and $H1A_R$	H1L	Low	-4.2	-4.0	-3.8	V	491 pF	2
	H1H	High	1.8	2.0	2.2	V	491 pF	2
$H1B_L$ and $H1B_R$	H1L	Low	-4.2	-4.0	-3.8	V	541 pF	2
	H1H	High	1.8	2.0	2.2	V	541 pF	2
$H1L_L$ and $H1L_R$	H1L <sub>LOW</sub>	Low	-6.2	-6.0	-5.8	V	17 pF	2
	H1L <sub>HIGH</sub>	High	1.8	2.0	2.2	V	17 pF	2
$\rm H2_L$ and $\rm H2_R$	H2L	Low	-4.2	-4.0	-3.8	V	1,025 pF	2
	H2H	High	1.8	2.0	2.2	V	1,025 pF	2
$\mathrm{RG}_{\mathrm{L}}$ and $\mathrm{RG}_{\mathrm{R}}$	V <sub>RGL</sub>	Low	0.8	1.0	1.2	V	15 pF	2
	V <sub>RGH</sub>	High	7.8	8.0	8.2	V	15 pF	2
PFG (2 Pins Total)	PFGL	Low	-9.2	-9.0	-8.8	V	322 nF	2
	PFGH	High	4.8	5.0	5.2	V	322 nF	2
FDG (2 Pins Total)	FDGL	Low	-9.2	-9.0	-8.8	V	120 pF	2
	FDGH	High	4.8	5.0	5.2	V	120 pF	2
XG	XGL	Low	-4.7	-4.5	-4.3	V	265 pF	2
	XGH	High	2.8	3.0	3.2	V	265 pF	2

1. All pins shown are expected to draw less than 10  $\mu$ A DC current. Capacitance values relative to SUB (substrate).

2. Pins with the same name are nominally tied together on the circuit board and have the same operating conditions. For pin description entries with more than one pin for this clocked signal, the capacitance value shown is for all pins in the row tied together.

# TIMING

# **Table 10. REQUIREMENTS AND CHARACTERISTICS**

Description	Symbol	Min.	Nom.	Max.	Units	Notes
H1, H2 Clock Frequency	f <sub>H</sub>	-	-	18	MHz	1, 2
V1, V2 Clock Frequency	f <sub>V</sub>	-	-	25	kHz	1, 2
V1-V2 Cross-over	V <sub>VCR</sub>	0	1.0	2.7	V	
H1-H2 Cross-over	V <sub>HCR</sub>	-2.0	-1.0	0	V	
H1, H2 Setup Time	t <sub>HS</sub>	5	-	-	μs	
V2-H1A Delay	t <sub>D1</sub>	5	-	-	μs	
H1A-XG Delay	t <sub>D2</sub>	30	-	-	μs	
XG-V2 Delay	t <sub>D3</sub>	5	-	-	μs	
H1, H2 Rise, Fall Times	t <sub>H1r</sub> , t <sub>H1f</sub>	5	-	10	%	5, 6
H1L Rise - H2 Fall Cross-over	V <sub>H1LCR</sub>	-2.0	-1.0	1.0	V	9
V1, V2 Rise, Fall Times	t <sub>V1r</sub> , t <sub>V1f</sub>	5	-	10	%	5
RG Clock Pulse Width	t <sub>RGw</sub>	5	-	-	ns	7
RG Rise, Fall Times	t <sub>RGr</sub> , t <sub>RGf</sub>	5	-	10	%	5
V1, V2 Clock Pulse Width	t <sub>Vw</sub>	20	-	-	μs	2, 3, 4
Pixel Period (1 Count)	t <sub>e</sub>	55.56	-	-	ns	2
H1L-VOUT Delay	t <sub>HV</sub>	-	10	-	ns	
RG-VOUT Delay	t <sub>RV</sub>	-	5	-	ns	
Readout Time	t <sub>READOUT</sub> – DS t <sub>READOUT</sub> – DPS	1.71 0.98			S	8
Frame Rate	t <sub>F</sub> – DS t <sub>F</sub> – DPS	0.6 1.0			fps	8
Line Rate t <sub>LINEDS</sub> – DS t <sub>LINEDP</sub> – DPS		275.7 315.7			μs	8
PFG Holdoff Time	t <sub>PFG</sub>	180	-	-	μs	
FDG Holdoff Time	t <sub>FDG</sub>	20	-	-	μs	


50% duty cycle values.
CTE will degrade above the maximum frequency.
Longer times will degrade noise performance.
Measured where V<sub>CLOCK</sub> is at 0 V.
Relative to the pulse width (based on 50% of high/low levels).
The maximum specification or 10 ns whichever is greater based on the frequency of the horizontal clocks.
RG should be clocked continuously.
B S = Dual Solit DPS = Dual Parallel Solit

8. DS = Dual Split DPS = Dual Parallel Split.

9. The charge capacity near the output could be degraded if the voltage at the clock crossover point is outside this range.

# Edge Alignment

# Horizontal Clock






# Frame Timing


Dual split timing reads the pixels out of  $VOUT_{LA}$  and  $VOUT_{RA}$ . H1B may be grounded in this operating mode.

Dual-Parallel Split timing reads pixels out of all four outputs with even lines reading out of  $VOUT_{LA}$  and  $VOUT_{RA}$  and odd lines reading out of  $VOUT_{LB}$  and  $VOUT_{RB}$ .

## Frame Timing - Dual Split




Frame Timing - Dual-Parallel Split





Frame Timing Detail

#### Vertical Clocks






# Line Timing (Each Output)

XG is held low unless the Dual-Parallel Split timing is required. While operating in Dual-Parallel Split mode, full resolution rows are passed from V2  $(t_{D1})$ , through H1A ( $t_{D2}$ ), and then passed through XG ( $t_{D3}$ ) and into H1B. During this time, the second, full resolution, row will load into H1A at the second falling edge of V2 following the characteristic delay  $t_{HD}$ .

# Line Timing - Dual Split



## Line Timing – Dual-Parallel Split




Figure 18. Line Timing





Figure 19. Pixel Timing

Pixel Timing Detail

Reset Clock



## Horizontal Clocks




Figure 20. Pixel Timing Detail

# MODE OF OPERATION

## Power-Up Flush Cycle

## Pulse Flush Gate Timing

The PFG clock resets all pixels in the array (except the FDG row). Charge transfer out of the pixel is fully completed only after V2 has been clocked low as shown.

## Frame Timing – Pulse Flush Operation




Figure 21. Pulse Flush Gate Timing

## Fast Dump Gate (FDG) Timing

The FDG clock only resets pixels that happen to be in the FDG row. Charge transfer out of the pixel is fully completed only after V2 has been clocked low plus the characteristic

time period ( $t_{FDG}$ ). The position of the FDG row is illustrated in Figures 23–25, including the timing required for a simple 1 line dump operation. Pixels colored in yellow represent dumped pixels.






Figure 22. Fast Line Dump Layout

#### Line Timing – Fast Dump Gate






## Line Timing – Fast Dump Gate (3 Line Dump)



# Figure 24. Line Dump Timing Example




NOTE: Areas highlighted in yellow represent pixels drained of charge.

# Figure 25. One Line Dump Pixel Illustration using Color Filter Designation

# MECHANICAL DRAWINGS

# **Completed Assembly**



S ARE DERIVED FROM PART MODEL FILE DATA GINATE FROM THE PRIMARY DATUM PLANES BACK OF PACKAGE (ITEM 1) IS MARKED, APPROXIMATELY WHERE SHOWN (FONT SIZE 12 APPROX.).  $\left[2\right)$ DIE ADHESIVE IS APPLIED ON THE DIE ATTAX APPROXIMATELY WHERE SHOWN, DISPENSE AMOUNT OF EPOXY ARE SET BY ENGINEEER. SHOWN FOR CLARITY.  $\left[ 3 \right]$ ATTACH AREA (ITEM 1) ENSE PATTERN AND NEEER. ADHESIVE IS NO NOT A DIMENSION APPLIES FROM TOP OF DIE TO TOP OF WIRE (LOOP HEIGHT) 5 (ITEM 2) C. DIMEN TO BE PARALLEL TO F AGE (ITEM BOND PAD 6 COVER GLASS PLACEMENT (ITEM 4) NOT TO OVERHANG FROM OUTSIDE EDGES OF THE PACKAGE (ITEM 1) 24X 2.54±0.13 -17.78±0.18 KAF-50100-CAA 2  $\left(2\right)$ 38.1±0.38 S/N -(3.81) B 7.62±0.13 (8.2) 43.18±0.43 3X 2.54±0.13 2 DIE 4 COVER GLASS 3 WIRE BOND CERAMIC PACKAGE 1 3

Notes:

1. Device marking for the monochrome no-lens version is "KAF-50100-AAA".

2. Device marking for the monochrome version with lens is "KAF-50100-ABA".

# Figure 26. Completed Assembly Drawing

## **Cover Glass Specification – MAR**

- 1. Substrate material Schott D263T eco or equivalent.
- 2. 10 µm max. scratch/dig specification on the glass. No defect in the glass that exceeds 10 µm in any X–Y dimension.
- 3. Multilayer anti-reflective coating.

# Table 11. COVER GLASS SPECIFICATION – MAR

Wavelength	Total Reflectance
420-450	≤2%
450–630	≤ <b>1%</b>
630–680	≤2%

# **Cover Glass Specification – CLEAR**

1. Substrate material Schott D263T eco or equivalent.

2. 10 µm max. scratch/dig specification on the glass. No defect in the glass that exceeds 10 µm in any X-Y dimension.

# Table 12. COVER GLASS SPECIFICATION – CLEAR

Wavelength	Total Reflectance
420-450	≤ <b>10%</b>
450-630	≤ <b>10%</b>
630–680	≤ <b>10%</b>

### REFERENCES

For information on ESD and cover glass care and cleanliness, please download the *Image Sensor Handling and Best Practices* Application Note (AN52561/D) from www.onsemi.com.

For information on soldering recommendations, please download the Soldering and Mounting Techniques Reference Manual (SOLDERRM/D) from www.onsemi.com.

For quality and reliability information, please download the *Quality & Reliability* Handbook (HBD851/D) from www.onsemi.com.

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from <u>www.onsemi.com</u>.

For information on Standard terms and Conditions of Sale, please download <u>Terms and Conditions</u> from <u>www.onsemi.com</u>.

ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchaser or use SCILLC for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC measonable attorney fees ari

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative