

\sum stream[™] 4.25 Gbps, 16×16 , Digital Crosspoint Switch Data Sheet **[ADN4604](http://www.analog.com/ADN4604?doc=ADN4604.pdf)**

FEATURES

APPLICATIONS

Fiber optic network switching High speed serial backplane routing to OC-48 with FEC XAUI: 10GBASE-KX4 Gigabit Ethernet over backplane: 1000BASE-KX 1×, 2×, and 4× Fibre Channel InfiniBand® Digital video (HDMI, DVI, DisplayPort, 3G-/HD-/SD-SDI) Data storage networks

GENERAL DESCRIPTION

The ADN4604 is a 16×16 asynchronous, protocol agnostic, digital crosspoint switch, with 16 differential PECL-/CMLcompatible inputs and 16 differential CML outputs.

The ADN4604 is optimized for nonreturn-to-zero (NRZ) signaling with data rates of up to 4.25 Gbps per port. Each port offers a fixed level of input equalization and programmable output swing and output preemphasis.

FUNCTIONAL BLOCK DIAGRAM

The ADN4604 nonblocking switch core implements a 16×16 crossbar and supports independent channel switching through the serial control interface. The ADN4604 has low latency and very low channel-to-channel skew.

An I²C[®] or SPI interface is used to control the device and provide access to advanced features, such as additional levels of preemphasis and output disable.

The ADN4604 is packaged in a 100-lead TQFP package and operates from −40°C to +85°C.

Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADN4604.pdf&product=ADN4604&rev=A)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2009–2013 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com

ADN4604

TABLE OF CONTENTS

Printed Circuit Board (PCB) Layout Guidelines 36

REVISION HISTORY

3/13-Rev. 0 to Rev. A

10/09-Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

 V_{CC} = 3.3 V, V_{TTIX} = 3.3 V, V_{TTOX} = 3.3 V, DV_{CC} = 3.3 V, V_{EE} = 0 V, R_L = 50 Ω, data rate = 4.25 Gbps, ac-coupled inputs and outputs, differential input swing = 800 mV p-p, $T_A = 27$ °C, unless otherwise noted.

Table 1.

¹ V_{ICM} is the input common-mode voltage.
² Minimum V_{πo} is only applicable for a limited range of output current settings. Refer to th[e Power Dissipation s](#page-33-1)ection.

I ²C TIMING SPECIFICATIONS

Table 2. I²C Timing Specifications

SPI TIMING SPECIFICATIONS

Table 3. SPI Timing Specifications

ABSOLUTE MAXIMUM RATINGS

Table 4.

¹ Internal power dissipation is for the device in free air. $T_A = 27^{\circ}C$; $\theta_{JA} = 24.9^{\circ}C/W$ in still air.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 5. Pin Configuration

Rev. A | Page 8 of 40

07934-009

07934-010

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 8. 4.25 Gbps Input Eye (TP1 fro[m Figure 6\)](#page-9-1)

 $V_{CC} = 3.3$ V, $V_{TTTx} = 3.3$ V, $V_{TTOx} = 3.3$ V, $DV_{CC} = 3.3$ V, $V_{EE} = 0$ V, $R_L = 50$ Ω , data rate = 4.25 Gbps, ac-coupled inputs and outputs, differential input swing = 800 mV p-p, $T_A = 27$ °C, unless otherwise noted.

Figure 10. 4.25 Gbps Output Eye (TP2 fro[m Figure 6\)](#page-9-1)

Data Sheet **ADN4604**

ADN4604 Data Sheet

07934-016

p20

Figure 18. 4.25 Gbps Output Eye, 40-Inch FR4 Input Channel, PE = 0 dB $(TP3$ from Figure 16)

0.167IU/DIV Figure 20. 4.25 Gbps Output Eye, 40-Inch FR4 Input Channel, PE = 6 dB $(TP3$ from Figure 16)

07934-018

Data Sheet **ADN4604**

Figure 23. Deterministic Jitter vs. Temperature

Figure 26. Eye Height vs. Temperature

Figure 27. Deterministic Jitter vs. Input FR4 Channel Length

Figure 28. Deterministic Jitter vs. Differential Input Swing

Figure 29. Deterministic Jitter vs. Output Termination Voltage (V_{TTO})

Figure 30. Deterministic Jitter vs. Output FR4 Channel Length

Figure 31. Deterministic Jitter vs. Input Common-Mode Voltage

Figure 32. S21 Test Traces

Data Sheet **ADN4604**

Figure 38. Return Loss (S11, S22)

THEORY OF OPERATION **INTRODUCTION**

The ADN4604 is a 16×16 , buffered, asynchronous crosspoint switch that provides input equalization, output preemphasis, and output level programming capabilities. The receivers integrate an equalizer that is optimized to compensate for typical backplane losses. The switch supports multicast and broadcast operation, allowing the ADN4604 to work in redundancy and port-replication applications. The part offers extensively programmable output levels and preemphasis settings.

Figure 39. Block Diagram

The configuration of the crosspoint is controlled through a serial interface. This interface supports both I²C and SPI protocols, which can be selected using the I2C /SPI dedicated control pin. There are two I²C address pins available as described in [Table 6.](#page-15-3)

Table 6. Serial Interface Control Modes

RECEIVERS

The ADN4604 receiver inputs incorporate 50 Ω termination resistors, ESD protection, and an equalizer that is optimized for operation over long backplane traces. Each receive channel also provides a positive/negative (P/N) inversion function, which allows the user to swap the sign of the input signal path to eliminate the need for board-level crossovers in the receiver channel.

Figure 40. Simplified Input Circuit

Equalization

The ADN4604 receiver incorporates a continuous time equalizer (EQ) that provides 12 dB of high frequency boost to compensate up to 40 inches of FR4 at 4.25 Gbps. Each input has an equalizer control bit. By default, the programmable boost is set to 12 dB. The boost can be set to 0 dB by programming a Logic 0 to the respective register bit for the corresponding channel.

Table 7. Equalization Control Registers

Lane Inversion

The receiver P/N inversion is a feature intended to allow the user to implement the equivalent of a board-level crossover in a much smaller area and without additional via impedance discontinuities that degrade the high frequency integrity of the signal path. The P/N inversion is available independently for each of the 16 input channels and is controlled by writing to the SIGN bit of the RX control registers (Addresses 0x12 and Address 0x13). Note that using this feature to account for signal inversions downstream of the receiver requires additional attention when switching connectivity.

Table 8. Signal Path Polarity Control

SWITCH CORE

The ADN4604 switch core is a fully nonblocking 16×16 array that allows multicast and broadcast configurations. The configuration of the switch core is programmed through the serial control interface. The crosspoint configuration map controls the connectivity of the switch core. The crosspoint configuration map consists of a double-rank register architecture where each rank consists of an 8-byte configuration map as shown in [Figure 41.](#page-16-1) The second rank registers contain the current state of the crosspoint. The first rank registers contain the next state. Each entry in the connection map stores four bits per output, which indicates which of the 16 inputs are connected to a given output. An entire connectivity matrix can be programmed at once by passing data from the first rank registers into the second rank registers.

The first rank registers are two separate volatile 8-byte memory banks which store connection configurations for the crosspoint. Map 0 is the default map and is located at Address 0x90 to Address 0x97. By default, Map 0 contains a diagonal connection configuration whereby Input 15 is connected to Output 0, Input 14 to Output 1, Input 13 to Output 2, and so on. Similarly, by default, Map 1 contains the opposite diagonal connection configuration where Input 0 is connected to output 0, Input 1 to Output 1, and so on. Both maps are read/write accessible registers. The active map is selected by writing to the XPT table select register (Address 0x81).

The crosspoint is configured by addressing the register assigned to the desired output and writing the desired connection data into the first rank of latches in either Map 0 or Map 1. The connection data is equivalent to the binary coded value of the input number. This process is repeated until each of the desired connections is programmed.

In situations where multiple outputs are to be programmed to a single input, a broadcast command is available. A broadcast command is issued by writing the binary value of the desired input to the XPT broadcast register (Address 0x82). The broadcast is applied to the selected map as selected in the map table select register (Address 0x81).

All output connections are updated simultaneously by passing the data from the first rank of latches into the second rank by writing 0x01 to the XPT update register (Address 0x80). This is a write-only register. The UPDATE pin is edge sensitive. The switching time of the crosspoint array is measured from the V_{IL} level of the falling edge of the update signal to the 50% of the high-speed output signal transition. If the UPDATE strobe is unused, this pin should be pulled high

The current state of the crosspoint connectivity is available by reading the XPT status registers (Address 0xB0 to Address 0xB7). Register descriptions for the Map 0, Map 1 and XPT status registers are provided i[n Table 9.](#page-17-0) A complete register map is provided i[n Table 18.](#page-27-1)

Figure 41. Crosspoint Connection Map Block Diagram

FIRST RANK REGISTERS

Table 9. XPT Control Registers

TRANSMITTERS

The ADN4604 transmitter outputs incorporate 50 Ω termination resistors, ESD protection, and output current switches. Each channel provides independent control of both the absolute output level and the preemphasis output level. Note that the choice of output level affects the output common-mode level.

Preemphasis

Transmission line attenuation can be equalized at the transmitter using preemphasis. The transmit equalizer setting can be chosen by matching the channel loss to the amount of boost provided by the preemphasis.

Basic Settings

In the basic mode of operation, predefined preemphasis settings are available through a lookup table. Each table entry requires two bytes of memory. The amount of preemphasis provided is independent of the full-scale current output. Transmitter preemphasis levels, as well as dc output levels, can be set through the serial control interface. The output level and amount of preemphasis can be independently programmed through advanced registers. By default, however, the total output amplitude and preemphasis setting space is reduced to a single table of basic settings that provides eight levels of output equalization to ease programming for typical FR4 channels.

[Table 10 s](#page-18-1)ummarizes the absolute output level, preemphasis level, and high frequency boost for control setting. The full resolution of eight settings is available through the serial interface by writing to Bits[2:0] (the TX PE[2:0] bits) of the Basic TX Control registers shown i[n Table 11.](#page-19-0) A single setting is programmed to all outputs simultaneously by writing to the 0x18 broadcast address.

The TX has four possible output enable states (disabled, standby, squelched, and enabled) controlled by the TX EN[1:0] bits as shown i[n Table 11.](#page-19-0) Disabled is the lowest power-down state. When squelched, the output voltage at both P and N outputs will be the common-mode voltage as defined by the output current settings. In standby, the output level of both P and N outputs will be pulled up to the termination supply (V_{TTON} or V_{TTOS}).

The TX CTL SELECT bit (Bit 6) in the TX[15:0] basic control register determines whether the preemphasis and output current controls for the channel of interest are selected from the predefined lookup table or directly from the TX[15:0] Drive Control[1:0] registers (per channel)[. Figure 43 i](#page-18-2)s an illustration of the TX control circuit. Setting the TX CTL SELECT bit low (default setting) selects preemphasis control from the predefined, optimized lookup table (Address 0x60 to Address 0x6F).

In applications where the default preemphasis settings in the lookup table are not sufficient, the lookup table entries can be modified by programming the TX lookup table registers (0x60 to 0x6F) shown in [Table 12.](#page-19-1) In applications where the eight table entries are insufficient, each output can be programmed individually.

[Table 11 d](#page-19-0)isplays the TX Basic Control register. The TX Basic Control register consists of one byte (8 bits) for each of the 16 output channels. Each TX Basic Control register has the same functionality. The mapping of register address to output channel is shown in the first column. All outputs can be simultaneously programmed with a common output level, pre-emphasis and enable state using the TX broadcast register at Address 0x18 as shown i[n Table 11.](#page-19-0) Note that this overwrites any data previously stored in Addresses 0x20 to 0x2F. This register only affects the state of the TX Basic Control Register and not the TX Lookup Table, TX Advanced Control, nor XPT Control registers.

Table 11. TX Basic Control Register

1 The broadcast register, Address 0x18, is write-only.

[Table 12 d](#page-19-1)isplays the TX lookup table register. The TX lookup table register consists of two bytes (16 bits) for each of the eight possible table entries selected by the PE[2:0] field i[n Table 11.](#page-19-0) The mapping of table entry to register address is shown in the first column. By default, the TX Lookup Table register contains the preemphasis settings listed in [Table 10,](#page-18-1) however, these values can be changed for a flexible selection of output levels and preemphasis boosts[. Table 13 l](#page-20-0)ists a variety of possible output level and preemphasis boost settings and the corresponding TX Drive 0 and TX Drive 1 codes.

Table 12. TX Lookup Table Registers

Advanced Settings

In addition to the basic settings provided in the TX basic control registers, advanced settings are available in TX Drive 0 Control and TX Drive 1 Control registers (Address 0x30 to Address 0x4F). The advanced settings are useful in applications where each output requires an individually programmed preemphasis or output level setting beyond what is available in the lookup table in basic mode. To enable these advanced settings, set the TX CTL SELECT bit in the TX basic control register to a logic high. Next, program the TX Drive 0 control and Drive 1 control registers (Address 0x30 to Address 0x4F) to the desired output level and boost values. A subset of possible settings is provided i[n Table 13.](#page-20-0) An expanded list of available settings is shown i[n Table 19 i](#page-34-0)n the [Applications Information](#page-31-0) section. These advanced settings can also be used to modify the TX lookup table settings (Address 0x60 to Address 0x6F). The advanced settings register map is shown i[n Table 15.](#page-21-0)

The preemphasis boost equation follows.

Table 14. Symbol Definitions

1 Symbol definitions are shown i[n Table 14.](#page-20-1)

[Table 15](#page-21-0) displays the TX advanced control registers. The TX advanced control registers consist of two bytes (16 bits) for each of the 16 output channels. The mapping of register address to output channel is shown in the first column. The TX advanced control registers provides ultimate flexibility of per port output level and preemphasis boost. [Table 13](#page-20-0) lists a variety of possible output levels and preemphasis boost settings and the corresponding TX Drive 0 and TX Drive 1 codes.

Table 15. TX Advanced Control Registers

TERMINATION

The inputs and outputs include integrated 50 Ω termination resistors. For applications that require external termination resistors, the internal resistors can be disabled. For example, disabling the integrated 50 Ω termination resistors allows alternative termination values such as 75 Ω as shown in [Figure 45.](#page-22-1)

Note that the integrated 50 Ω termination resistors are optimal for high data rate digital signaling. Disabling the terminations can reduce the overall performance.

The termination control is separated by quadrants (North = Outputs[15:8], South = Outputs[7:0], East = Inputs[15:8], and $West = Inputs[7:0]$.

[Table 16](#page-22-2) shows the termination control register. A Logic 0 enables the terminations for the respective quadrant. A Logic 1 disables the terminations for the respective quadrant. The terminations are enabled by default.

Figure 45. 75 Ω to 50 Ω Impedance Translator.

I ²C SERIAL CONTROL INTERFACE

The ADN4604 register set is controlled through a 2-wire I²C interface. The ADN4604 acts only as an I²C slave device. Therefore, the I²C bus in the system needs to include an I²C master to configure the ADN4604 and other I²C devices that may be on the bus.

The ADN4604 I²C interface can be run in the standard (100 kHz) and fast (400 kHz) modes. The SDA line only changes value when the SCL pin is low with two exceptions. To indicate the beginning or continuation of a transfer, the SDA pin is driven low while the SCL pin is high; to indicate the end of a transfer, the SDA line is driven high while the SCL line is high. Therefore, it is important to control the SCL clock to toggle only when the SDA line is stable unless indicating a start, repeated start, or stop condition.

Table 17. I²C Device Address Assignment

RESET

On initial power-up, or at any point in operation, the ADN4604 register set can be restored to the default values by pulling the RESET pin to low according to the specification in [Table 2.](#page-3-3) During normal operation, however, the RESET pin must be pulled up to DV_{CC} . A software reset is available by writing the value 0x01 to the Reset register at Address 0x00. This register is write only.

I ²C DATA WRITE

To write data to the ADN4604 register set, a microcontroller, or any other I^2C master, must send the appropriate control signals to the ADN4604 slave device. The steps to be followed are listed below; the signals are controlled by the I²C master, unless otherwise specified. A diagram of the procedure is shown in [Figure 46.](#page-23-3)

- 1. Send a start condition (while holding the SCL line high, pull the SDA line low).
- 2. Send the ADN4604 part address (seven bits) whose upper four bits are the static value b10010 and whose lower three bits are controlled by the input pins I2C_A[1:0]. This transfer should be MSB first.
- 3. Send the write indicator bit (0).
- 4. Wait for the ADN4604 to acknowledge the request.
- 5. Send the register address (eight bits) to which data is to be written. This transfer should be MSB first.
- 6. Wait for the ADN4604 to acknowledge the request.
- 7. Send the data (eight bits) to be written to the register whose address was set in Step 5. This transfer should be MSB first.
- 8. Wait for the ADN4604 to acknowledge the request.
- 9. Do one or more of the following:
	- a. Send a stop condition (while holding the SCL line high, pull the SDA line high) and release control of the bus.
	- b. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of the write procedure to perform a write.
	- c. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of this procedure to perform a read from another address.
	- d. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 8 of the read procedure (in the [I2C Data](#page-24-0) [Read](#page-24-0) section) to perform a read from the same address set in Step 5.

The ADN4604 write process is shown in [Figure 46.](#page-23-3) The SCL signal is shown along with a general write operation and a specific example. In the example, data 0x92 is written to Address 0x6D of an ADN4604 part with a part address of 0x4B. It is important to note that the SDA line only changes when the SCL line is low, except for the case of sending a start, stop, or repeated start condition, Step 1 and Step 9 in this case.

I ²C DATA READ

To read data from the ADN4604 register set, a microcontroller, or any other I²C master must send the appropriate control signals to the ADN4604 slave device. The steps are listed below; the signals are controlled by the I²C master, unless otherwise specified. A diagram of the procedure is shown i[n Figure 47.](#page-24-1)

- 1. Send a start condition (while holding the SCL line high, pull the SDA line low).
- 2. Send the ADN4604 part address (seven bits) whose upper five bits are the static value b10010 and whose lower two bits are controlled by the input pins ADDR1 and ADDR0. This transfer should be MSB first.
- 3. Send the write indicator bit (0).
- 4. Wait for the ADN4604 to acknowledge the request.
- 5. Send the register address (eight bits) from which data is to be read. This transfer should be MSB first. The register address is kept in memory in the ADN4604 until the part is reset or the register address is written over with the same procedure (Step 1 to Step 6).
- 6. Wait for the ADN4604 to acknowledge the request.
- 7. Send a repeated start condition (while holding the SCL line high, pull the SDA line low).
- 8. Send the ADN4604 part address (seven bits) whose upper five bits are the static value b10010 and whose lower two bits are controlled by the input pins ADDR1 and ADDR0. This transfer should be MSB first.
- 9. Send the read indicator bit (1).
- 10. Wait for the ADN4604 to acknowledge the request.
- 11. The ADN4604 then serially transfers the data (eight bits) held in the register indicated by the address set in Step 5.
- 12. Acknowledge the data.
- 13. Do one or more of the following:
	- Send a stop condition (while holding the SCL line high pull the SDA line high) and release control of the bus.
	- b. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of the write procedure (see the I²C Data [Write s](#page-23-2)ection) to perform a write.
	- c. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 2 of this procedure to perform a read from another address.
	- d. Send a repeated start condition (while holding the SCL line high, pull the SDA line low) and continue with Step 8 of this procedure to perform a read from the same address.

The ADN4604 read process is shown i[n Figure 47.](#page-24-1) The SCL signal is shown along with a general read operation and a specific example. In the example, Data 0x49 is read from Address 0x6D of an ADN4604 part with a part address of 0x4B. The part address is seven bits wide and is composed of the ADN4604 static upper five bits (b10010) and the pin programmable lower two bits (ADDR1 and ADDR0). In this example, the ADDR1 and ADDR0 bits are set to b01. In [Figure 47,](#page-24-1) the corresponding step number is visible in the circle under the waveform. The SCL line is driven by the I²C master and never by the ADN4604 slave. As for the SDA line, the data in the shaded polygons is driven by the ADN4604, whereas the data in the nonshaded polygons is driven by the I²C master. The end phase case shown is that of 13a.

Note that the SDA line only changes when the SCL line is low, except for the case of sending a start, stop, or repeated start condition, as in Step 1, Step 7, and Step 13. In [Figure 47,](#page-24-1) A is the same as ACK i[n Figure 46.](#page-23-3) Equally, Sr represents a repeated start where the SDA line is brought high before SCL is raised. SDA is then dropped while SCL is still high.

SPI SERIAL CONTROL INTERFACE

The SPI serial interface of the ADN4604 consists of four wires: \overline{CS} , SCK, SDI, and SDO. \overline{CS} is used to select the device when more than one device is connected to the serial clock and data lines. \overline{CS} is also used to distinguish between read and write commands (se[e Figure 48\)](#page-25-1). SCK is used to clock data in and out of the part. Data can either contain eight bits of register address or data.

The SDI line is used to write to the registers, and the SDO line is used to read data back from the registers. Data on SDI is clocked on the rising edge of SCK. Data on SDO changes on the falling edge of SCK. The recommended pull-up resistor value is between 500 $Ω$ and 1 k $Ω$. Strong pull-ups are needed when serial clock speeds that are close to the maximum limit are used or when the SPI interface lines are experiencing large capacitive loading. Larger resistor values can be used for pull-up resistors when the serial clock speed is reduced.

The part operates in slave mode and requires an externally applied serial clock to the SCLK input. The serial interface is designed to allow the part to be interfaced to systems that provide a serial clock that is synchronized to the serial data.

Write Operation

[Figure 48 s](#page-25-1)hows the diagram for a write operation to the ADN4604. Data is clocked into the registers on the rising edge of SCK. When the $\overline{\text{CS}}$ line is high, the SDI and SDO lines are in three-state mode. Only when the $\overline{\text{CS}}$ goes from high to low does the part accept any data on the SDI line. To allow continuous writes, the address pointer register auto-increments by one without having to load the address pointer register each time. Subsequent data bytes are written into sequential registers. Note that not all registers in the 256-byte address space exist and not all registers are writable. Zeroes should be entered for nonexisting address fields when implementing a continuous write operation. Address 0xD0 to Address 0xEF are reserved and should not be overwritten. A continuous write sequence is shown in [Figure 49.](#page-26-0)

Read Operation

[Figure 48 s](#page-25-1)hows the diagram for a write operation to the ADN4604. To read back from a register, first write to the address pointer register with the desired starting address. A read command is distinguished from a write command by the occurrence of $\overline{\text{CS}}$ going high after the address pointer is written. Subsequent clock cycles with $\overline{\text{CS}}$ asserted low stream data starting from the desired register address onto SDO, MSB first. SDO changes on the falling edge of SCK.

Multiple data reads are possible in SPI interface mode as the address pointer register is auto-incremented. A continuous read sequence is shown in [Figure 50.](#page-26-1)

Figure 48. SPI-Correct Use of \overline{CS} During SPI Communications

REGISTER MAP

Registers repeated per port or per table entry are grouped together. Register address mapping is shown in the first column.

Table 18. Register Map

Data Sheet **ADN4604**

Data Sheet **ADN4604**

¹ Broadcast register, Address 0x18, is write-only.

APPLICATIONS INFORMATION

The ADN4604 is an asynchronous and protocol agnostic digital switch and, therefore, is applicable to a wide range of applications including network routing and digital video switching. The ADN4604 supports the data rates and signaling levels of HDMI®, DVI®, DisplayPort and SD-, HD-, and 3G-SDI digital video. The ADN4604 can be used to create matrix switches. An example block diagram of a 16×16 matrix switch is shown in

[Figure 51.](#page-31-1) Since HDMI, DVI, and DisplayPort are quad lane protocols, four ADN4604s are used to create a full 16×16 matrix switch. Smaller arrays, such as 4×4 and 8×8 , require one and two ADN4604 devices, respectively. Proper high speed PCB design techniques should be used to maintain the signal integrity of the high data rate signals. It is important to minimize the lane-to-lane skew and crosstalk in these applications.

Figure 51. ADN4604 Digital Video (DVI, HDMI, DisplayPort) Matrix Switch Block Diagram

Figure 52. ADN4604 Networking Switch Application Block Diagram

Figure 53. Multi-Lane Signal Conditioning Application Diagram

SUPPLY SEQUENCING

Ideally, all power supplies should be brought up to the appropriate levels simultaneously (power supply requirements are set by the supply limits in [Table 1 a](#page-2-2)nd the absolute maximum ratings listed in [Table 4\)](#page-5-3). If the power supplies to the ADN4604 are brought up separately, the supply power-up sequence is as follows: DV_{CC} powered first, followed by V_{CC} , and, last the termination supplies (VTTIE, VTTIW, VTTON, and VTTOS). The power-down sequence is reversed with termination supplies being powered off first. The termination supplies contain ESD protection diodes to the V_{CC} power domain. To avoid a sustained high current condition in these devices ($I_{SUSTANED} < 100$ mA), the $\rm V_{TTI}$ and $\rm V_{TTO}$ supplies should be powered on after $\rm V_{CC}$ and should be powered off before Vcc.

If the system power supplies have a high impedance in the powered off state, then supply sequencing is not required provided the following limits are observed:

- Peak current from V_{TTIx} or V_{TTOx} to V_{CC} < 200 mA
- Sustained current from V_{TTIx} or V_{TTOx} to V_{CC} < 100 mA

POWER DISSIPATION

The power dissipation of the ADN4604 depends on the supply voltages, I/O coupling type, and device configuration. The input termination resistors dissipate power depending on the differential input swing and common-mode voltage. When accoupled, the common-mode voltage is equal to the termination supply voltage (V_{TTIE} or V_{TTIW}). While the current drawn from the input termination supply is effectively zero, there is still power and heat dissipated in the termination resistors as a result of the differential signal swing. The core supply current and output termination current are strongly dependent on device configuration, such as the number of channels enabled, output level setting, and output preemphasis setting.

In high ambient temperature operating conditions, it is important to avoid exceeding the maximum junction temperature of the device. Limiting the total power dissipation can be achieved by the following:

Reducing the output swing

- Reducing the preemphasis level
- Decreasing the supply voltages within the allowable ranges defined in [Table 1](#page-2-2)
- Disabling unused channels

Alternatively, the thermal resistance can be reduced by

- Adding an external heat-sink
- Increasing the airflow

Refer to th[e Printed Circuit Board \(PCB\) Layout Guidelines](#page-35-0) section for recommendations for proper thermal stencil layout and fabrication.

OUTPUT COMPLIANCE

In low voltage applications, users must pay careful attention to both the differential and common-mode signal level. The choice of output voltage swing, preemphasis setting, supply voltages (V_{CC} and V_{TTO}), and output coupling (ac or dc) affect peak and settled single-ended voltage swings and the commonmode shift measured across the output termination resistors. These choices also affect output current and, consequently, power consumption[. Table 19](#page-34-0) shows the change in output common mode (ΔV_{OCM} = V_{CC} – V_{OCM}) with output level and preemphasis setting. Single-ended output levels are calculated for V_{ITO} supplies of 3.3 V and 2.5 V to illustrate practical challenges of reducing the supply voltage. The minimum V_L (min VL) cannot be below the absolute minimum level specified in [Table 1.](#page-2-2) The combinations of output level, preemphasis, supply voltage, and output coupling for which the minimum V^L specification is violated are listed as N/A i[n Table 1.](#page-2-2)

Since the absolute minimum output voltage specified in [Table 1](#page-2-2) is relative to V_{CC} , decreasing V_{CC} is required to maintain the output levels within the specified limits when lower output termination voltages are required. V_{TTO} voltages as low as 1.8 V are allowable for output swings less than or equal to 400 mV (single-ended)[. Figure 54](#page-33-3) illustrates an application where the ADN4604 is used as a dc-coupled level translator to interface a 3.3 V CML driver to an ASIC with 1.8 V I/Os. The diode in series with V_{CC} reduces the voltage at V_{CC} for improved output compliance.

Figure 54. DC-Coupled Level Translator Application Circuit

¹ Symbol definitions are shown i[n Table 14.](#page-20-1)

 2 This setting is not allowed when ac-coupled with V $_{\rm CC}$ = 2.7 V and V $_{\rm TTON}$ = 2.5 V or V $_{\rm TTOS}$ = 2.5 V.

AC-Coupled Outputs DC-Coupled Outputs

VCC = 2.7 V

PRINTED CIRCUIT BOARD (PCB) LAYOUT GUIDELINES

The high speed differential inputs and outputs should be routed with 100 Ω controlled impedance differential transmission lines. The transmission lines, either microstrip or stripline, should be referenced to a solid low impedance reference plane. An example of a PCB cross-section is shown in [Figure 55.](#page-35-1) The trace width (W), differential spacing (S), height above reference plane (H), and dielectric constant of the PCB material determine the characteristic impedance. Adjacent channels should be kept apart by a distance greater than 3 W to minimize crosstalk.

Thermal Paddle Design

The TQFP is designed with an exposed thermal paddle to conduct heat away from the package and into the PCB. By incorporating thermal vias into the PCB thermal paddle, heat is dissipated more effectively into the inner metal layers of the PCB. To ensure device performance at elevated temperatures, it is important to have a sufficient number of thermal vias incorporated into the design. An insufficient number of thermal vias results in a θ_{JA} value larger than specified in [Table 1.](#page-2-2)

It is recommended that a via array of 4×4 or 5×5 with a diameter of 0.3 mm to 0.33 mm be used to set a pitch between 1.0 mm and 1.2 mm. A representative of these arrays is shown in [Figure 56.](#page-35-2)

Figure 56. PCB Thermal Paddle and Via

Stencil Design for the Thermal Paddle

To effectively remove heat from the package and to enhance electrical performance, the thermal paddle must be soldered (bonded) to the PCB thermal paddle, preferably with minimum voids. However, eliminating voids may not be possible because of the presence of thermal vias and the large size of the thermal paddle for larger size packages. Also, outgassing during the reflow process may cause defects (splatter, solder balling) if the solder paste coverage is too big.

It is recommended that smaller multiple openings in the stencil be used instead of one big opening for printing solder paste on the thermal paddle region. This typically results in 50% to 80% solder paste coverage[. Figure 57](#page-35-3) shows how to achieve these levels of coverage.

Voids within solder joints under the exposed paddle can have an adverse affect on high speed and RF applications, as well as on thermal performance. Because the package incorporates a large center paddle, controlling solder voiding within this region can be difficult. Voids within this ground plane can increase the current path of the circuit. The maximum size for a void should be less than via pitch within the plane. This assures that any one via is not rendered ineffectual when any void increases the current path beyond the distance to the next available via.

Figure 57. Typical Thermal Paddle Stencil Design

Data Sheet **ADN4604**

Large voids in the thermal paddle area should be avoided. To control voids in the thermal paddle area, solder masking may be required for thermal vias to prevent solder wicking inside the via during reflow, thus displacing the solder away from the interface between the package thermal paddle and thermal paddle land on the PCB. There are several methods employed for this purpose, such as via tenting (top or bottom side), using dry film solder mask; via plugging with liquid photo-imagible (LPI) solder mask from the bottom side; or via encroaching. These options are depicted i[n Figure 58.](#page-36-0) In case of via tenting, the solder mask diameter should be 100 microns larger than the via diameter.

Figure 58. Solder Mask Options for Thermal Vias: (A) Via Tenting from the Top; (B) Via Tenting from the Bottom; (C) Via Plugging, Bottom; and (D) Via Encroaching, Bottom

OUTLINE DIMENSIONS

Figure 59. 100-Lead Thin Quad Flat Package, Exposed Pad [TQFP_EP] (SV-100-1) Dimensions shown in millimeters

ORDERING GUIDE

1 Z = RoHS Compliant Part.

NOTES

NOTES

Purchase of licensed I²C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

©2009–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07934-0-3/13(A)

www.analog.com

Rev. A | Page 40 of 40