




Application

- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free, RoHS Compliant



V _{DSS}	60V	
R _{DS(on)} typ.	8.0mΩ	
max	9.9m Ω	
I _D	58A	



G	D	S
Gate	Drain	Source

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRF60R217	D-Pak	Tape and Reel	2000	IRF60R217




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



Absolute Maximum Rating

Symbol	Parameter	Max.	Units
I_D @ T_C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	58	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	41	Α
I _{DM}	Pulsed Drain Current ①	217	
P _D @T _C = 25°C	Maximum Power Dissipation	83	W
	Linear Derating Factor	0.56	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 175	°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ②	85	m l
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy	124	mJ
I _{AR}	Avalanche Current ①	Soo Fig 15, 16, 22a, 22b	Α
E _{AR}	Repetitive Avalanche Energy ①	See Fig 15, 16, 23a, 23b	mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case ⑦		1.8	
$R_{ heta JA}$	Junction-to-Ambient (PCB Mount) ®		50	°C/W
$R_{ hetaJA}$	Junction-to-Ambient		110	

Static @ T₁ = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.047		V/°C	Reference to 25°C, I _D = 1mA ①
D	Static Drain-to-Source On-Resistance		8.0	9.9	m ()	$V_{GS} = 10V, I_D = 35A$
$R_{DS(on)}$			10		mΩ	$V_{GS} = 6.0V, I_D = 18A$
$V_{GS(th)}$	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}$, $I_D = 50\mu A$
ı	Drain-to-Source Leakage Current			1.0		$V_{DS} = 60V, V_{GS} = 0V$
IDSS	Drain-to-Source Leakage Current			150	μΑ	$V_{DS} = 60V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
I _{GSS}	Gate-to-Source Reverse Leakage			-100	IIA	$V_{GS} = -20V$
R_{G}	Gate Resistance		2.0		Ω	

Notes:

- Repetitive rating; pulse width limited by max. junction temperature.
- Limited by T_{Jmax} , starting T_J = 25°C, L = 0.14mH, R_G = 50 Ω , I_{AS} = 35A, V_{GS} =10V.
- $I_{SD} \leq ~35A,~di/dt \leq 862A/\mu s,~V_{DD} \leq V_{(BR)DSS},~T_J \leq 175^{\circ}C.$
- Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} . C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- R_{θ} is measured at T_J approximately 90°C.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.please refer to application note to AN-994: http://www.irf.com/technical-info/appnotes/an-994.pdf
- Limited by T_{Jmax} , starting T_J = 25°C, L = 1mH, R_G = 50 Ω , I_{AS} = 16A, V_{GS} =10V.

2016-01-05



Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	120			S	$V_{DS} = 10V, I_{D} = 35A$
Q_g	Total Gate Charge		40	66		I _D = 35A
Q_{gs}	Gate-to-Source Charge		10		nC	V _{DS} = 30V
Q_{gd}	Gate-to-Drain Charge		12		IIC	V _{GS} = 10V
Q _{sync}	Total Gate Charge Sync. (Qg- Qgd)		28			
$t_{d(on)}$	Turn-On Delay Time		7.6			V _{DD} =30V
t _r	Rise Time		29			I _D = 35A
$t_{d(off)}$	Turn-Off Delay Time		21		ns	$R_G = 2.7\Omega$
t _f	Fall Time		12			V _{GS} = 10V ④
C _{iss}	Input Capacitance		2170			V _{GS} = 0V
C _{oss}	Output Capacitance		210			V _{DS} = 25V
C_{rss}	Reverse Transfer Capacitance		130		pF	f = 1.0MHz, See Fig. 7
Coss eff.(ER)	Effective Output Capacitance (Energy Related)		228] "	V _{GS} = 0V, VDS = 0V to 48V®
Coss eff.(TR)	Output Capacitance (Time Related)		283			V _{GS} = 0V, VDS = 0V to 48V⑤

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)			58		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			217		integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage			1.2	٧	$T_J = 25^{\circ}C, I_S = 35A, V_{GS} = 0V $ ④
dv/dt	Peak Diode Recovery dv/dt ③		18		V/ns	$T_J = 175^{\circ}C, I_S = 35A, V_{DS} = 60V$
+	Payaraa Pagayary Timo		27		ns	$T_J = 25^{\circ}C$ $V_{DD} = 51V$
t _{rr}	Reverse Recovery Time		30		115	$T_J = 125^{\circ}C$ $I_F = 35A$,
0	Deverse Deceyery Charge		26		20	$T_J = 25^{\circ}C$ di/dt = 100A/µs @
Q_{rr}	Reverse Recovery Charge		33		nC	<u>T_J = 125°C</u>
I _{RRM}	Reverse Recovery Current		1.7		Α	T _J = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Drain-to-Source Voltage

4






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulse Width




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. lav = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figures 14, 15).

 t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figure 14)

PD (ave) = 1/2 (1.3·BV· I_{av}) = $\Delta T/Z_{thJC}$

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

 $E_{AS (AR)} = P_{D (ave)} \cdot t_{av}$






Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24a. Switching Time Test Circuit




Fig 24b. Switching Time Waveforms




Fig 25a. Gate Charge Test Circuit





Fig 25b. Gate Charge Waveform


8




D-Pak (TO-252AA) Package Outline Dimensions are shown in millimeters (inches)









- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSION ARE SHOWN IN INCHES [MILLIMETERS].

A- LEAD DIMENSION UNCONTROLLED IN L5.

A- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.

5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.

⚠— DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .006 [0.15] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

A- DIMENSION 61 & c1 APPLIED TO BASE METAL ONLY.

&- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.

9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

M MILLIMETERS INCHES C N N N N N N N N N							
B MILLIMETERS INCHES TC	S	DIMENSIONS					
A 2.18 2.39 .086 .094 A1 - 0.13005 b 0.64 0.89 .025 .035 b1 0.64 0.79 .025 .031 7 b2 0.76 1.14 .030 .045 b3 4.95 5.46 .195 .215 4 c 0.46 0.61 .018 .024 c1 0.41 0.56 .016 .022 7 c2 0.46 0.89 .018 .035 D 5.97 6.22 .235 .245 6 D1 5.21205 - 4 E 6.35 6.73 .250 .265 6 E1 4.32 - 1.70 - 4 E 6.35 6.73 .250 .265 6 E1 4.32090 BSC H 9.40 10.41 .370 .410 L 1.40 1.78 .055 .070 L1 2.74 BSC .020 BSC L2 0.51 BSC .020 BSC L3 0.89 1.27 .035 .050 4 L4 - 1.02040 L5 1.14 1.52 .045 .060 3 ø 0 10' 0' 15' 0' 15'	В	MILLIM	ETERS	INC	HES	T	
A1		MIN.	MAX.	MIN.	MAX.	E S	
December 2015 December 201	Α	2.18	2.39	.086	.094		
D1	A1	-	0.13	_	.005		
b2 0.76 1.14 0.30 0.045 b3 4.95 5.46 1.195 0.215 4 c 0.46 0.661 0.018 0.022 7 c2 0.46 0.89 0.018 0.035 5 5 5 5 5 5 5 5 5	b	0.64	0.89	.025	.035		
b3	ь1	0.64	0.79	.025	.031	7	
c 0.46 0.61 .018 .024 c1 0.41 0.56 .016 .022 7 c2 0.46 0.89 .018 .035 D 6.97 6.22 .235 .245 6 D1 5.21 - .205 - 4 E 6.35 6.73 .250 .265 6 E1 4.32 - .170 - 4 e 2.29 BSC .090 BSC H 9.40 10.41 .370 .410 L 1.40 1.78 .055 .070 L1 2.274 BSC .108 REF. L2 0.51 BSC .020 BSC L3 0.89 1.27 .035 .050 4 L4 - 1.02 - .040 L5 1.14 1.52 .045 .060 3 Ø	b2	0.76	1.14	.030	.045		
C1	ь3	4.95	5.46	.195	.215	4	
C2	С	0.46	0.61	.018	.024		
D	c1	0.41	0.56	.016	.022	7	
D1 5.21 -	c2	0.46	0.89	.018	.035		
E	D	5.97	6.22	.235	.245	6	
E1	D1	5.21	-	.205	_	4	
e 2.29 BSC .090 BSC H 9.40 10.41 .370 .410 L 1.40 1.78 .055 .070 L1 2.74 BSC .020 BSC L2 0.51 BSC .020 BSC L3 0.89 1.27 .035 .050 4 L4 - 1.02 - .040 L5 1.14 1.52 .045 .060 3 0 0 10' 0' 10' 0' 15'	Ε	6.35	6.73	.250	.265	6	
H 9.40 10.41 .370 .410	E1	4.32	-	.170	_	4	
L	е	2.29	BSC	.090	BSC		
L1 2.74 BSC .108 REF. L2 0.51 BSC .020 BSC L3 0.89 1.27 .035 .050 4 L4 - 1.02040 L5 1.14 1.52 .045 .060 3 Ø 0° 10° 0° 10° Ø1 0° 15° 0° 15°	Н	9.40	10.41	.370	.410		
12 0.51 BSC 0.020 BSC	L	1.40	1.78	.055	.070		
L3 0.89 1.27 .035 .050 4 L4 - 1.02040 L5 1.14 1.52 .045 .060 3 Ø 0' 10' 0' 10' Ø1 0' 15' 0' 15'	L1	2.74	BSC	.108	REF.		
L4 - 1.02 - .040 L5 1.14 1.52 .045 .060 3 Ø 0° 10° 0° 10° Ø1 0° 15° 0° 15°	L2	0.51	BSC	.020	BSC		
L5	L3	0.89	1.27	.035	.050	4	
ø 0° 10° 0° 10° ø1 0° 15° 0° 15°	L4	-	1.02	-	.040		
ø1 0° 15° 0° 15°	L5	1.14	1.52	.045	.060	3	
	ø	0,	10*	0.	10*		
M2 25° 35° 25° 35°	ø1	0.	15°	0.	15*		
	ø2	25°	35°	25°	35°		

LEAD ASSIGNMENTS

<u>HEXFET</u>


2.- DRAIN


4.- DRAIN

IGBT & CoPAK

1.- GATE
2.- COLLECTOR
3.- EMITTER
4.- COLLECTOR

D-Pak (TO-252AA) Part Marking Information






Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

2016-01-05




D-Pak (TO-252AA) Tape & Reel Information Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES:

1. OUTLINE CONFORMS TO EIA-481.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information[†]

Qualification Level	Industrial (per JEDEC JESD47F) ††				
Moisture Sensitivity Level	D-Pak MSL1				
RoHS Compliant	Yes				

- † Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/
- †† Applicable version of JEDEC standard at the time of product release.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.