

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



PBSS5220V

20 V, 2 A PNP low V_{CEsat} (BISS) transistor Rev. 03 — 14 December 2009

Product data sheet

Product profile

1.1 General description

PNP low V_{CEsat} Breakthrough In Small Signal (BISS) transistor in a SOT666 Surface Mounted Device (SMD) plastic package.

NPN complement: PBSS4220V.

1.2 Features

- Low collector-emitter saturation voltage V_{CEsat}
- High collector current capability: I_C and I_{CM}
- High collector current gain (h_{FE}) at high I_C
- High efficiency due to less heat generation
- Smaller required Printed-Circuit Board (PCB) area than for conventional transistors

1.3 Applications

- DC-to-DC conversion
- MOSFET gate driving
- Motor control
- Charging circuits
- Low power switches (e.g. motors, fans)
- Portable applications

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CEO}	collector-emitter voltage	open base	-	-	-20	V
I _C	collector current		-	-	-2	Α
I _{CM}	peak collector current	$t_p \leq 300~\mu s$	-	-	-4	Α
R _{CEsat}	collector-emitter saturation resistance	$I_{C} = -1 A;$ $I_{B} = -100 \text{ mA}$	<u>[1]</u> -	140	210	mΩ

[1] Pulse test: $t_p \le 300 \ \mu s$; $\delta \le 0.02$.



2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Symbol
1	collector		
2	collector	6 5 4	1, 2, 5, 6
3	base		3 —
4	emitter		Ì
5	collector		4 sym030
6	collector	1 2 3	<i>5y</i>

3. Ordering information

Table 3. Ordering information

Type number	Package	Package			
	Name	Description	Version		
PBSS5220V	-	plastic surface mounted package; 6 leads	SOT666		

4. Marking

Table 4. Marking codes

•	
Type number	Marking code
PBSS5220V	N7

5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CBO}	collector-base voltage	open emitter	-	-20	V
V_{CEO}	collector-emitter voltage	open base	-	-20	V
V_{EBO}	emitter-base voltage	open collector	-	-5	V
I _C	collector current		-	-2	Α
I _{CM}	peak collector current	$t_p \le 300~\mu s$	-	-4	Α
I _B	base current		-	-0.3	Α
I _{BM}	peak base current	$t_p \le 300~\mu s$	-	-0.6	Α
P _{tot}	total power dissipation	$T_{amb} \le 25 ^{\circ}C$	[1][4]	0.3	W
			[2][4]	0.5	W
			[3][4]	0.9	W
Tj	junction temperature		-	150	°C



3 of 13


20 V, 2 A PNP low V_{CEsat} (BISS) transistor

Table 5. Limiting values ... continued

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
T_{amb}	ambient temperature		-65	+150	°C
T_{stg}	storage temperature		-65	+150	°C

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².
- Device mounted on a ceramic PCB, Al₂O₃, standard footprint. [3]
- Reflow soldering is the only recommended soldering method.



- (1) Ceramic PCB, Al₂O₃, standard footprint
- (2) FR4 PCB, mounting pad for collector 1 cm²
- (3) FR4 PCB, standard footprint

Fig 1. **Power derating curves**


Product data sheet

6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{\text{th(j-a)}}$	thermal resistance from	in free air	[1][4] -	-	410	K/W
	junction to ambient		[2][4]	-	250	K/W
			[3][4]	-	140	K/W
$R_{th(j\text{-sp})}$	thermal resistance from junction to solder point		-	-	80	K/W

- [1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.
- [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².
- [3] Device mounted on a ceramic PCB, Al₂O₃, standard footprint.
- [4] Reflow soldering is the only recommended soldering method.



20 V, 2 A PNP low V_{CEsat} (BISS) transistor

7. Characteristics


Table 7. Characteristics

T_{amb} = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I_{CBO}	collector-base cut-off	$V_{CB} = -20 \text{ V}; I_E = 0 \text{ A}$		-	-	-0.1	μΑ
	current	$V_{CB} = -20 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 \text{ °C}$		-	-	-50	μА
I _{CES}	collector-emitter cut-off current	$V_{CE} = -20 \text{ V}; V_{BE} = 0 \text{ V}$		-	-	-0.1	μА
I _{EBO}	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$		-	-	-0.1	μА
h _{FE}	DC current gain	$V_{CE} = -2 \text{ V}; I_{C} = -1 \text{ mA}$		220	495	-	
		$V_{CE} = -2 \text{ V}; I_{C} = -100 \text{ mA}$		220	440	-	
		$V_{CE} = -2 \text{ V}; I_{C} = -500 \text{ mA}$	[1]	220	310	-	
		$V_{CE} = -2 \text{ V}; I_{C} = -1 \text{ A}$	[1]	155	220	-	
		$V_{CE} = -2 \text{ V}; I_{C} = -2 \text{ A}$	[1]	60	120	-	
V _{CEsat} collector-emitter	$I_C = -100 \text{ mA}; I_B = -1 \text{ mA}$		-	-50	-80	mV	
	saturation voltage	$I_C = -500 \text{ mA}; I_B = -50 \text{ mA}$	[1]	-	-75	-115	mV
		$I_C = -1 A$; $I_B = -50 \text{ mA}$	[1]	-	-155	-220	mV
		$I_C = -1 A$; $I_B = -100 \text{ mA}$	[1]	-	-140	-210	mV
		$I_C = -2 \text{ A}; I_B = -100 \text{ mA}$	[1]	-	-305	-455	mV
		$I_C = -2 \text{ A}; I_B = -200 \text{ mA}$	[1]	-	-265	-390	mV
R _{CEsat}	collector-emitter saturation resistance	$I_C = -1 A; I_B = -100 \text{ mA}$	<u>[1]</u>	-	140	210	mΩ
V _{BEsat}	base-emitter saturation	$I_C = -1 A$; $I_B = -50 \text{ mA}$	[1]	-	-0.95	-1.1	V
	voltage	$I_C = -1 A$; $I_B = -100 \text{ mA}$	[1]	-	-1	-1.1	V
V_{BEon}	base-emitter turn-on voltage	$V_{CE} = -5 \text{ V}; I_{C} = -1 \text{ A}$		-	-0.8	-1	V
t _d	delay time	$I_C = -1 A$; $I_{Bon} = -50 mA$;		-	8	-	ns
t _r	rise time	$I_{Boff} = 50 \text{ mA}$		-	34	-	ns
t _{on}	turn-on time			-	42	-	ns
ts	storage time			-	140	-	ns
t _f	fall time			-	45	-	ns
t _{off}	turn-off time			-	185	-	ns
f _T	transition frequency	$V_{CE} = -10 \text{ V}; I_C = -50 \text{ mA};$ f = 100 MHz		150	185	-	MHz
C _c	collector capacitance	$V_{CB} = -10 \text{ V}; I_E = i_e = 0 \text{ A};$ f = 1 MHz		-	15	20	pF

^[1] Pulse test: $t_p \le 300~\mu s;~\delta \le 0.02.$

20 V, 2 A PNP low V_{CEsat} (BISS) transistor




$$V_{CE} = -2 V$$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

DC current gain as a function of collector Fig 3. current; typical values




$$V_{CE} = -5 \text{ V}$$

(1)
$$T_{amb} = -55 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = 100 \, ^{\circ}C$$

Base-emitter voltage as a function of collector Fig 4. current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1)
$$T_{amb} = 100 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 5. Collector-emitter saturation voltage as a function of collector current; typical values




(1)
$$I_C/I_B = 100$$

(2)
$$I_C/I_B = 50$$

(3)
$$I_C/I_B = 10$$

Fig 6. Collector-emitter saturation voltage as a function of collector current; typical values

20 V, 2 A PNP low V_{CEsat} (BISS) transistor



$$I_{\rm C}/I_{\rm B} = 20$$

- (1) $T_{amb} = -55 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = 100 \, ^{\circ}C$

Fig 7. Base-emitter saturation voltage as a function of collector current; typical values






Fig 9. Collector current as a function of collector-emitter voltage; typical values



$$I_{\rm C}/I_{\rm B} = 20$$

- (1) $T_{amb} = 100 \, ^{\circ}C$
- (2) $T_{amb} = 25 \, ^{\circ}C$
- (3) $T_{amb} = -55 \, ^{\circ}C$

Fig 8. Collector-emitter saturation resistance as a function of collector current; typical values



- (1) $I_C/I_B = 100$
- (2) $I_C/I_B = 50$
- (3) $I_C/I_B = 10$

Fig 10. Collector-emitter saturation resistance as a function of collector current; typical values

8. Test information





Fig 11. BISS transistor switching time definition




 I_C = -1 A; I_{Bon} = -50 mA; I_{Boff} = 50 mA; R1 = open; R2 = 45 Ω ; R_B = 145 Ω ; R_C = 10 Ω

Fig 12. Test circuit for switching times

20 V, 2 A PNP low V_{CEsat} (BISS) transistor

9. Package outline



10. Packing information

Table 8. Packing methods


The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	Package	Description	Packing	quantity
			4000	8000
PBSS5220V	SOT666	2 mm pitch, 8 mm tape and reel	-	-315
		4 mm pitch, 8 mm tape and reel	-115	-

^[1] For further information and the availability of packing methods, see Section 14.

20 V, 2 A PNP low V_{CEsat} (BISS) transistor

11. Soldering



PBSS5220V **NXP Semiconductors**

20 V, 2 A PNP low V_{CEsat} (BISS) transistor

11 of 13

12. Revision history

Table 9. **Revision history**

Product data sheet

Document ID	Release date	Data sheet status	Change notice	Supersedes	
PBSS5220V_3	20091214	Product data sheet	-	PBSS5220V_2	
Modifications:	 This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content. 				
	 Figure 14 "R 	eflow soldering footprint": u	updated		
PBSS5220V_2	20060208	Product data sheet	-	PBSS5220V_1	
PBSS5220V_1	20050613	Product data sheet	-	-	

20 V, 2 A PNP low V_{CEsat} (BISS) transistor

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PBSS522V_3 © NXP B.V. 2009. All rights reserved.

NXP Semiconductors

PBSS5220V

20 V, 2 A PNP low V_{CEsat} (BISS) transistor

15. Contents

1	Product profile
1.1	General description 1
1.2	Features
1.3	Applications
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 2
5	Limiting values
6	Thermal characteristics 4
7	Characteristics 5
8	Test information 8
9	Package outline 9
10	Packing information 9
11	Soldering 10
12	Revision history
13	Legal information
13.1	Data sheet status
13.2	Definitions
13.3	Disclaimers
13.4	Trademarks12
14	Contact information 12
15	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





