

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

MIXED SIGNAL MICROCONTROLLER

¹FEATURES

- **3.6 V Down to 1.8 V Source (REFO)**
- **Ultralow Power Consumption 32-kHz Crystals**
	- **Active Mode (AM): High-Frequency Crystals up to 32 MHz** (1) **All System Clocks Active • 16-Bit Timer TA0, Timer_A With Five 230 µA/MHz at 8 MHz, 3.0 V, Flash Program Capture/Compare Registers**
	- Execution (Typical)

	110 μA/MHz at 8 MHz, 3.0 V, RAM Program

	Execution (Typical)

	 Standby Mode (LPM3):

	Real-Time Clock With Crystal, Watchdog,

	and Supply Supervisor Operational, Full

	RAM Retention, Fast Wake-Up:

	
 Low-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and Supply – Enhanced UART supporting Auto-Supervisor Operational, Full RAM Baudrate Detection Retention, Fast Wake-Up: – IrDA Encoder and Decoder
	- **1.2 µA at 3.0 V (Typical) Synchronous SPI – Off Mode (LPM4): – USCI_B0, USCI_B1, USCI_B2, and USCI_B3 Full RAM Retention, Supply Supervisor Each Supporting Operational, Fast Wake-Up: – I²^C 1.2 µA at 3.0 V (Typical)**
	- **Synchronous SPI Shutdown Mode (LPM4.5):**
- **Wake-Up From Standby Mode in 3.5 µs Internal Reference (Typical) – Sample-and-Hold**
- **16-Bit RISC Architecture Autoscan Feature**
	-
	-
- **Flexible Power Management System Operations**
	- **Regulated Core Supply Voltage**
	- **Supply Voltage Supervision, Monitoring, Three Channel Internal DMA**
- - **Stabilization** *Guide* **([SLAU208\)](http://www.ti.com/lit/pdf/SLAU208)**
	-
- **² Low Supply Voltage Range: Low-Frequency Trimmed Internal Reference**
	-
	-
	-
	-
	-
	-
	- **1.7 µA at 2.2 V, 2.1 µA at 3.0 V (Typical) USCI_A0, USCI_A1, USCI_A2, and USCI_A3**
		-
		-
		-
		- - I^2C^{TM}
			-
	- **0.1 µA at 3.0 V (Typical) 12-Bit Analog-to-Digital (A/D) Converter**
		-
		-
		-
	- **Extended Memory 14 External Channels, 2 Internal Channels**
	- **Up to 25-MHz System Clock Hardware Multiplier Supporting 32-Bit**
	- **Fully Integrated LDO With Programmable Serial Onboard Programming, No External**
		-
		- **Basic Timer With Real-Time Clock Feature**
- **Unified Clock System For Complete Module Descriptions, See the – FLL Control Loop for Frequency** *MSP430x5xx and MSP430x6xx Family User's*
	- **Low-Power/Low-Frequency Internal Clock Wide Operational Range: -40°C to 125°C (Q Source (VLO) Temp), -55°C to 125°C (M Temp) (Some Noted Parameters Specified for –40°C to 85°C Only)**
		- (1) Use of crystals is not ensured above 85°C for both 32-kHz and high frequency crystals.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Æ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- **One Assembly and Test Site**
- **One Fabrication Site**
- **Available in Extended (–55°C to 125°C) Temperature Range**
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**

DESCRIPTION

The MSP430F5438A-EP is an ultralow-power microcontroller. The architecture, combined with extensive lowpower modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in 3.5 µs (typical).

The MSP430F5438A-EP is a microcontroller configuration with three 16-bit timers, a high performance 12-bit analog-to-digital (A/D) converter, up to four universal serial communication interfaces (USCI), hardware multiplier, DMA, real-time clock module with alarm capabilities, and up to 87 I/O pins.

Typical applications for this device include analog and digital sensor systems, digital motor control, remote controls, thermostats, digital timers, and hand-held meters.

Table 1. Summary

(1) Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

(2) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.

Ordering Information(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package.](http://www.ti.com/sc/package)

Texas **INSTRUMENTS**

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Pin Designations

GQW PACKAGE (TOP VIEW)

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Functional Block Diagram

Table 2. Terminal Functions

(1) $I = input$, $O = output$, $N/A = not available$ on this package offering

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 2. Terminal Functions (continued)

Table 2. Terminal Functions (continued)

(2) VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 2. Terminal Functions (continued)

(3) See [Bootstrap Loader \(BSL\)](#page-14-0) and [JTAG Operation](#page-14-1) for use with BSL and JTAG functions, respectively.

(4) See [JTAG Operation](#page-14-1) for use with JTAG function.

Table 2. Terminal Functions (continued)

(5) C3, E5, E6, E7, E8, F5, F8, G5, G8, H5, H6, H7, H8 are reserved and should be connected to ground.

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

SHORT-FORM DESCRIPTION

CPU [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU391)

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-toregister operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Operating Modes

The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the lowpower mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
	- All clocks are active
- Low-power mode 0 (LPM0)
	- CPU is disabled
	- ACLK and SMCLK remain active, MCLK is disabled
	- FLL loop control remains active
- Low-power mode 1 (LPM1)
	- CPU is disabled
	- FLL loop control is disabled
	- ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
	- CPU is disabled
	- MCLK and FLL loop control and DCOCLK are disabled
	- DCO's dc-generator remains enabled
	- ACLK remains active
- Low-power mode 3 (LPM3)
	- CPU is disabled
	- MCLK, FLL loop control, and DCOCLK are disabled
	- DCO's dc generator is disabled
	- ACLK remains active
- Low-power mode 4 (LPM4)
	- CPU is disabled
	- ACLK is disabled
	- MCLK, FLL loop control, and DCOCLK are disabled
	- DCO's dc generator is disabled
	- Crystal oscillator is stopped
	- Complete data retention
- Low-power mode 4.5 (LPM4.5)
	- Internal regulator disabled
	- No data retention
	- Wakeup from RST, digital I/O

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 3. Interrupt Sources, Flags, and Vectors

(1) Multiple source flags

(2) A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

(Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

(3) Interrupt flags are located in the module.
(4) Reserved interrupt vectors at addresses

Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, it is recommended to reserve these locations.

Memory Organization

Bootstrap Loader (BSL)

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory via the BSL is protected by an user-defined password. Usage of the BSL requires four pins as shown in [Table 4.](#page-14-2) BSL entry requires a specific entry sequence on the RST/NMI/SBWTDIO and TEST/SBWTCK pins. For complete description of the features of the BSL and its implementation, see the *MSP430 Memory Programming via the Bootstrap Loader User's Guide* ([SLAU319](http://www.ti.com/lit/pdf/SLAU319)).

Table 4. BSL Pin Requirements and Functions

JTAG Operation

JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in [Table 5.](#page-14-3) For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* ([SLAU278\)](http://www.ti.com/lit/pdf/SLAU278). For complete description of the features of the JTAG interface and its implementation, see the *MSP430 Memory Programming via the JTAG Interface User's Guide* ([SLAU320](http://www.ti.com/lit/pdf/SLAU320)).

Table 5. JTAG Pin Requirements and Functions

Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in [Table 6.](#page-14-4) For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* ([SLAU278\)](http://www.ti.com/lit/pdf/SLAU278). For the description of the Spy-Bi-Wire interface and its implementation, see the *MSP430 Memory Programming via the JTAG Interface User's Guide* ([SLAU320\)](http://www.ti.com/lit/pdf/SLAU320).

Flash Memory [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU392)

The flash memory can be programmed via the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called *information memory*.
- Segment A can be locked separately.

RAM Memory [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU393)

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage, however all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in [Memory Organization](#page-13-0).
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.
- For devices that contain USB memory, the USB memory can be used as normal RAM if USB is not required.

Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x5xx and MSP430x6xx Family User's Guide* [\(SLAU208](http://www.ti.com/lit/pdf/SLAU208)).

Digital I/O [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU396)

There are up to ten 8-bit I/O ports implemented: For 100-pin options, P1 through P10 are complete. P11 contains three individual I/O ports. For 80-pin options, P1 through P7 are complete. P8 contains seven individual I/O ports. P9 through P11 do not exist. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wakeup input capability is available for all bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P11) or word-wise in pairs (PA through PF).

Oscillator and System Clock [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU390)

The clock system in the MSP430x5xx family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode), an internal very-low-power lowfrequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT1 HF mode or XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 5 μ s. The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal, a high-frequency crystal, the internal lowfrequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally controlled oscillator DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

Power Management Module (PMM) [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU388)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS/SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

Hardware Multiplier (MPY) [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU404)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations.

Real-Time Clock (RTC_A) [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU402)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated realtime clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.

Watchdog Timer (WDT_A) [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU399)

The primary function of the watchdog timer (WDT_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

System Module (SYS) [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU387)

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.

Table 7. System Module Interrupt Vector Registers

DMA Controller [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU395)

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

Table 8. DMA Trigger Assignments (1)

(1) Reserved DMA triggers may be used by other devices in the family. Reserved DMA triggers do not cause any DMA trigger event when selected.

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Universal Serial Communication Interface (USCI) (Links to User's Guide: [UART Mode,](http://www.ti.com/lit/pdf/SLAU410) [SPI Mode,](http://www.ti.com/lit/pdf/SLAU411) [I2C Mode\)](http://www.ti.com/lit/pdf/SLAU412)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I^2C , and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.

The USCI Bn module provides support for SPI (3 pin or 4 pin) or I2C.

The MSP430F5438A, MSP430F5436A, and MSP430F5419A include four complete USCI modules $(n = 0 to 3)$. The MSP430F5437A, MSP430F5435A, and MSP430F5418A include two complete USCI modules $(n = 0 to 1)$.

TA0 [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU400)

TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 9. TA0 Signal Connections

TA1 [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU400)

TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 10. TA1 Signal Connections

TB0 [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU401)

TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 11. TB0 Signal Connections

ADC12_A [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU406)

The ADC12_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator, and a 16-word conversion-and-control buffer. The conversionand-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

CRC16 [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU398)

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

REF Voltage Reference [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU405)

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

Embedded Emulation Module (EEM) (L Version) [\(Link to User's Guide\)](http://www.ti.com/lit/pdf/SLAU414)

The EEM supports real-time in-system debugging. The L version of the EEM implemented on all devices has the following features:

- Eight hardware triggers or breakpoints on memory access
- Two hardware trigger or breakpoint on CPU register write access
- Up to ten hardware triggers can be combined to form complex triggers or breakpoints
- Two cycle counters
- **Sequencer**
- State storage
- Clock control on module level

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Peripheral File Map

Table 12. Peripherals

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

Table 14. PMM Registers (Base Address: 0120h)

Table 15. Flash Control Registers (Base Address: 0140h)

Table 16. CRC16 Registers (Base Address: 0150h)

Table 17. RAM Control Registers (Base Address: 0158h)

Table 18. Watchdog Registers (Base Address: 015Ch)

Table 19. UCS Registers (Base Address: 0160h)

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 21. Shared Reference Registers (Base Address: 01B0h)

Table 22. Port P1, P2 Registers (Base Address: 0200h)

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

Table 24. Port P5, P6 Registers (Base Address: 0240h)

Table 25. Port P7, P8 Registers (Base Address: 0260h)

EXAS STRUMENTS

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 27. Port P11 Registers (Base Address: 02A0h)

Table 28. Port J Registers (Base Address: 0320h)

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

Table 29. TA0 Registers (Base Address: 0340h)

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 31. TB0 Registers (Base Address: 03C0h)

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 34. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

Table 35. USCI_A0 Registers (Base Address: 05C0h)

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

Table 37. USCI_A1 Registers (Base Address: 0600h)

USCI interrupt flags and the state of the state of the UCB0IFG and the UCB0IFG and the UCB0IFG and the UCB0IFG USCI interrupt vector word **UCB0IV** 1Eh

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 39. USCI_A2 Registers (Base Address: 0640h)

Table 40. USCI_B2 Registers (Base Address: 0660h)

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

USCI interrupt flags and the state of the state of the UCA3IFG and the UCA3IFG and the UCA3IFG and the UCA3IFG USCI interrupt vector word **UCA3IV** 1Eh

Table 42. USCI_B3 Registers (Base Address: 06A0h)

EXAS NSTRUMENTS
Texas
Instruments

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

TRUMENTS

ZAS

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- All voltages referenced to V_{SS} . VCORE is for internal device use only. No external DC loading or voltage should be applied.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

(1) See datasheet for absolute maximum and minimum recommended operating conditions.

- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) The predicted operating lifetime vs. junction temperature is based on reliability modeling using electromigration as the dominant failure mechanism affecting device wearout for the specific device process and design characteristics.

Figure 1. Electromigration Fail Mode Derating Chart

Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953). The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{1A} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Recommended Operating Conditions

Typical values are specified at $V_{CC} = 3.3$ V and $T_A = 25^{\circ}C$ (unless otherwise noted)

(1) It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

(2) The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the [PMM, SVS High Side](#page-53-0) threshold parameters for the exact values and further details.

(3) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.

(4) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.

The numbers within the fields denote the supported PMMCOREVx settings.

Figure 2. Frequency vs Supply Voltage

Electrical Characteristics

Active Mode Supply Current Into V_{cc} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted)⁽¹⁾⁽²⁾⁽³⁾

(1) All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external capacitance are chosen to closely match the required 12.5 pF.

(3) Characterized with program executing typical data processing. f_{ACLK} = 32768 Hz, f_{DCO} = f_{MCLK} = f_{SMCLK} at specified frequency.
XTS = CPUOFF = SCG0 = SCG1 = OSCOFF= SMCLKOFF = 0.

Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾⁽²⁾

(1) All inputs are tied to $0 \vee$ or to V_{CC} . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

(3) Current for watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0).

 $\tt{CPUOFF} = 1, \t{SCGO = 0, \t{SCG1 = 0, \t{OSCOFF} = 0 \ (LPM0); \t{f_{ACK} = 32768 \ Hz, \t{f_{MCLK} = 0 \ MHz, \t{f_{SMCLK} = f_{DCO} = 1 \ MHz}}}}$ (4) Current for brownout, high side supervisor (SVS_H) normal mode included. Low side supervisor and monitors disabled (SVS_L, SVM_L).

High side monitor disabled (SVM_H) . RAM retention enabled. (5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation $(XTS = 0, XT1DRIVEx = 0)$. CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz; DCO setting = 1 MHz operation, DCO bias generator enabled.

(6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0).

- <code>CPUOFF</code> = 1, <code>SCG0</code> = 1, <code>SCG1</code> = 1, <code>OSCOFF</code> = 0 (LPM3); f_{ACLK} = 32768 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz
- (7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO.
- CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); $f_{\text{ACLK}} = f_{\text{VLO}}$, $f_{\text{MCLK}} = f_{\text{SMCLK}} = f_{\text{DCQ}} = 0$ MHz
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4); $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$ MHz
(9) Internal requilator disabled. No data retention
- Internal regulator disabled. No data retention.

CPUOFF \leq 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5); $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$ MHz

Schmitt-Trigger Inputs – General Purpose I/O(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).

(2) Also applies to the RST pin when the pullup or pulldown resistor is enabled.

Inputs – Ports P1 and P2(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

(2) An external signal sets the interrupt flag every time the minimum interrupt pulse duration $t_{\text{(int)}}$ is met. It may be set by trigger signals shorter than $t_{(int)}$.

Leakage Current – General Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
(2) The leakage of the digital port pins is measured individually. The port pin is selected for input

The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

EXAS

Outputs – General Purpose I/O (Full Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The maximum total current, $I_{(OHmax)}$ and $I_{(OLmax)}$, for all outputs combined should not exceed ± 48 mA to hold the maximum voltage drop specified.

(2) The maximum total current, $I_{(OHmax)}$ and $I_{(OLmax)}$, for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

Outputs – General Purpose I/O (Reduced Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

(1) Selecting reduced drive strength may reduce EMI.

(2) The maximum total current, $I_{\text{[OHmax]}}$ and $I_{\text{[OLmax]}$, for all outputs combined, should not exceed ± 48 mA to hold the maximum voltage drop specified.

(3) The maximum total current, $I_{(OHmax)}$ and $I_{(OLmax)}$, for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.

Output Frequency – General Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) A resistive divider with 2 x R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω. For reduced drive strength, R1 = 1.6 kΩ. C_L = 20 pF is connected to the output to V_{SS}.

(2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

EXAS

ISTRUMENTS

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

EXAS STRUMENTS

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Crystal Oscillator, XT1, Low-Frequency Mode(1)(2)

over recommended ranges of supply voltage and $T_{\text{J}} = -40^{\circ}C$ to 85°C (unless otherwise noted)

(1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.

(a) Keep the trace between the device and the crystal as short as possible.

(b) Design a good ground plane around the oscillator pins.

(c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

- (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
- (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

(f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.

(2) Use of crystal oscillator is not ensured above 85°C. It is recommended that an external digital clock source or other internally generated clock source.

(3) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.

- (4) Maximum frequency of operation of the entire device cannot be exceeded.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
	- (a) For XT1DRIVEx = 0, $C_{L,eff} \leq 6$ pF.

(b) For XT1DRIVEx = 1, 6 pF \leq C_{L,eff} \leq 9 pF.

(c) For XT1DRIVEx = 2, 6 pF ≤ C_{L,eff} ≤ 10 pF.

-
- (d) For XT1DRIVEx = 3, C_{L,eff} ≥ 6 pF.
(6) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.

(9) Measured with logic-level input frequency but also applies to operation with crystals.

Crystal Oscillator, XT1, High-Frequency Mode(1)(2)

over recommended ranges of supply voltage and $T_1 = -40^{\circ}C$ to 85°C (unless otherwise noted)

(1) To improve EMI on the XT1 oscillator the following guidelines should be observed.

(a) Keep the traces between the device and the crystal as short as possible.

(b) Design a good ground plane around the oscillator pins.

(c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.

(d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.

(e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.

(f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.

(2) Use of crystal oscillator is not ensured above 85°C. It is recommended that an external digital clock source or other internally generated clock source.

(3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.

(4) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.

(5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.

48 *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLAS967A&partnum=MSP430F5438A-EP)* Copyright © 2014, Texas Instruments Incorporated

Crystal Oscillator, XT1, High-Frequency Mode[\(1\)\(2\)](#page-48-0) (continued)

over recommended ranges of supply voltage and $T₁ = -40^{\circ}C$ to 85°C (unless otherwise noted)

(6) Includes parasitic bond and package capacitance (approximately 2 pF per pin).

Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

(7) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.

(8) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.

(9) Measured with logic-level input frequency but also applies to operation with crystals.

Crystal Oscillator, XT2(1)

over recommended ranges of supply voltage and $T_{\rm d}$ = -40°C to 85°C (unless otherwise noted)⁽²⁾ (3)

(1) Use of crystal oscillator is not ensured above 85°C. It is recommended that an external digital clock source or other internally generated clock source.

(2) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.

(3) To improve EMI on the XT2 oscillator the following guidelines should be observed.

(a) Keep the traces between the device and the crystal as short as possible.

- (b) Design a good ground plane around the oscillator pins.
- (c) Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
- (d) Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.

(e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.

(f) If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.

(4) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device

operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation. (5) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined

in the Schmitt-trigger Inputs section of this datasheet.

Crystal Oscillator, XT2[\(1\)](#page-49-0) (continued)

over recommended ranges of supply voltage and $T_{\rm J}$ = -40°C to 85°C (unless otherwise noted)⁽²⁾ (3)

(6) Oscillation allowance is based on a safety factor of 5 for recommended crystals.

(7) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.

(8) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.

(9) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Calculated using the box method:

Q temperature: (MAX(-40 to 125°C) – MIN(-40 to 125°C)) / MIN(-40 to 125°C) / (125°C – (-40°C))

M temperature: (MAX(-55 to 125°C) – MIN(-55 to 125°C)) / MIN(-55 to 125°C) / (125°C – (-55°C))

(2) Calculated using the box method: $(MAX(1.8 \text{ to } 3.6 \text{ V}) - \text{MIN}(1.8 \text{ to } 3.6 \text{ V}))$ / $MIN(1.8 \text{ to } 3.6 \text{ V})$ / $(3.6 \text{ V} - 1.8 \text{ V})$

Internal Reference, Low-Frequency Oscillator (REFO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Calculated using the box method:

Q temperature: (MAX(-40 to 125°C) – MIN(-40 to 125°C)) / MIN(-40 to 125°C) / (125°C – (-40°C))

M temperature: (MAX(-55 to 125°C) – MIN(-55 to 125°C)) / MIN(-55 to 125°C) / (125°C – (-55°C))

(2) Calculated using the box method: $(MAX(1.8 \text{ to } 3.6 \text{ V}) - \text{MIN}(1.8 \text{ to } 3.6 \text{ V}))$ / $MIN(1.8 \text{ to } 3.6 \text{ V})$ / $(3.6 \text{ V} - 1.8 \text{ V})$

DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, f_{DCO} , should be set to reside within the range of f $_{\text{DCO(n, 0), MAX}}$ ≤ f $_{\text{DCO}}$ ≤ f $_{\text{DCO(n, 31), MIN}}$, where f $_{\text{DCO(n, 0), MAX}}$ represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and f_{DCO(n,31),MIN} represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. It should also be noted that if the actual f_{DCO} frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.

(2) Calculated using the box method: Q temperature: (MAX(-40 to 125°C) – MIN(-40 to 125°C)) / MIN(-40 to 125°C) / (125°C – (-40°C)) M temperature: $(MAX(-55 \text{ to } 125^{\circ}C) - MIN(-55 \text{ to } 125^{\circ}C)) / MIN(-55 \text{ to } 125^{\circ}C) / (125^{\circ}C - (-55^{\circ}C))$ (3) Calculated using the box method: $(MAX(1.8 \text{ to } 3.6 \text{ V}) - MIN(1.8 \text{ to } 3.6 \text{ V})) / MIN(1.8 \text{ to } 3.6 \text{ V}) / (3.6 \text{ V} - 1.8 \text{ V})$

Figure 11. Typical DCO frequency

PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PMM, Core Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The SVS_H settings available depend on the VCORE (PMMCOREVx) setting. See the Power Management Module and Supply Voltage *Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* ([SLAU208\)](http://www.ti.com/lit/pdf/SLAU208) on recommended settings and use.

PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The SVM^H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* ([SLAU208\)](http://www.ti.com/lit/pdf/SLAU208) on recommended settings and use.

PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PMM, SVM Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Wake-Up From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). Fastest wakeup times are possible with SVS_Land SVM_L in full performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVSLand SVML while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* [\(SLAU208\)](http://www.ti.com/lit/pdf/SLAU208).

(2) Ensured only until $T_J = 85^{\circ}$ C.

(3) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance mode of the low side supervisor (SVS_L) and low side monitor (SVM_L). In this case, the SVS_Land SVM_L are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVS_Land SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* [\(SLAU208\)](http://www.ti.com/lit/pdf/SLAU208).

(4) This value represents the time from the wakeup event to the reset vector execution.

Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

USCI (UART Mode) Recommended Operating Conditions

USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Pulses on the UART receive input (UCxRX) that are shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

MSP430F5438A-EP

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

USCI (SPI Master Mode) Recommended Operating Conditions

USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note ⁽¹⁾, [Figure 12](#page-57-0) and [Figure 13\)](#page-57-1)

(1) $f_{\text{UCxCLK}} = 1/2t_{\text{LO/HI}}$ with $t_{\text{LO/HI}} \ge \text{max}(t_{\text{VALID,MO(USCI)}} + t_{\text{SU,SI(Slave)}}$, $t_{\text{SU,MI(USCI)}} + t_{\text{VALID,SO(Slave)}})$.

For the slave's parameters t_{SU,SI(Slave)} and t_{VALID,SO(Slave)}, see the SPI parameters of the attached slave.
(2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock e in [Figure 12](#page-57-0) and [Figure 13.](#page-57-1)

(3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in [Figure 12](#page-57-0) and [Figure 13.](#page-57-1)

MSP430F5438A-EP

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

Figure 13. SPI Master Mode, CKPH = 1

USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note ⁽¹⁾, [Figure 14](#page-59-0) and [Figure 15\)](#page-59-1)

(1) $f_{\text{UCxCLK}} = 1/2t_{\text{LO/HI}}$ with $t_{\text{LO/HI}} \ge \text{max}(t_{\text{VALID,MO(Master)}} + t_{\text{SU,SI(USCI)}}, t_{\text{SU,MI(Master)}} + t_{\text{VALID,SO(USCI)}}).$

For the master's parameters t_{SU,MI(Master)} and t_{VALID,MO(Master)} refer to the SPI parameters of the attached slave.
(2) Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK in [Figure 12](#page-57-0) and [Figure 13.](#page-57-1)

(3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in [Figure 12](#page-57-0) and [Figure 13.](#page-57-1)

MSP430F5438A-EP

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

STE UCLK CKPL = 0 CKPL = 1 SOMI SIMO $t_{\rm susi}$ $\mathfrak{t}_{\text{\tiny HD,SI}}$ $\mathsf{t}_{\mathsf{s}\mathsf{\mathsf{T}\mathsf{\mathsf{E,}\mathsf{DIS}}}}$ t_{step} t_{step} t_{step} t_{step} t_{step} t_{step} t $t_{\scriptscriptstyle\text{STE,LEAD}}$ $1/f_{UCxCl K}$ $\tau_{\text{\tiny LO/HI}} \longrightarrow \longleftarrow \tau_{\text{\tiny LO/H}}$ $t_{\text{STE,LAG}}$ $t_{\scriptscriptstyle\rm HD,SO}$

Figure 14. SPI Slave Mode, CKPH = 0

USCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 16](#page-60-0))

Figure 16. I2C Mode Timing

ISTRUMENTS

EXAS

12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

(1) The leakage current is specified by the digital I/O input leakage.

(2) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required. See [REF, External Reference](#page-64-0) an[dREF, Built-In Reference](#page-64-1).

(3) The internal reference supply current is not included in current consumption parameter I_{ADC12} A.

 (4) ADC12ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0.

12-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AVCC as reference voltage: SREF2 = 0, SREF1 = 0, SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the specified performance of the ADC12 linearity is ensured with f_{ADC12CLK} maximum of 5.0 MHz.

 $SREF2 = 0$, $SREF1 = 1$, $SREF0 = 0$, $ADC12SR = 0$, $REFOUT = 1$

 (3) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC divided by 2.

The ADC12OSC is sourced directly from MODOSC inside the UCS.

 (5) 13 × ADC12DIV × 1/f_{ADC12CLK}
(6) Approximately ten Tau (τ) are

Approximately ten Tau (τ) are needed to get an error of less than ±0.5 LSB: t_{Sample} = ln(2ⁿ⁺¹) x (R_S + R_I) × C_I + 800 ns, where n = ADC resolution = 12, R_S = external source resistance

12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Parameters are derived using the histogram method.

(2) The external reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 0. dVREF = V_{R+} - V_{R+} < AVCC, V_{R-} > AVSS. Unless otherwise mentioned, dVREF > 1.5 V. Impedance of the external reference voltage R < 100 Ω and two decoupling capacitors, 10 µF and 100 nF, should be connected to VREF to decouple the dynamic current. See also the *MSP430x5xx and MSP430x6xx Family User's Guide* [\(SLAU208](http://www.ti.com/lit/pdf/SLAU208)).

(3) Parameters are derived using a best fit curve.

12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The internal reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 1. dVREF = V_{R+} - V_{R-}

(2) Parameters are derived using the histogram method.
(3) Parameters are derived using a best fit curve.

(3) Parameters are derived using a best fit curve.
(4) The gain error and total unadjusted error are of

The gain error and total unadjusted error are dominated by the accuracy of the integrated reference module absolute accuracy. In this mode the reference voltage used by the ADC12_A is not available on a pin.

12-Bit ADC, Temperature Sensor and Built-In V_{MID}⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The temperature sensor is provided by the REF module. See the REF module parametric I_{REF+} regarding the current consumption of the temperature sensor.

(2) The temperature sensor offset can be significant. A single-point calibration is recommended to minimize the offset error of the built-in temperature sensor. The TLV structure contains calibration values for $30^{\circ}C \pm 3^{\circ}C$ and $85^{\circ}C \pm 3^{\circ}C$ for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSE} = TC_{SENSOR} * (Temperature,°C) + V_{SENSOR}, where TC_{SENSOR} and VSENSOR can be computed from the calibration values for higher accuracy. See also the *MSP430x5xx and MSP430x6xx Family User's Guide* [\(SLAU208\)](http://www.ti.com/lit/pdf/SLAU208).

(3) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.

(4) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.

Figure 17. Typical Temperature Sensor Voltage

REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

(1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, Cⁱ , is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.

(2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

(3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

(5) Two decoupling capacitors, 10 µF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. See also the *MSP430x5xx and MSP430x6xx Family User's Guide* ([SLAU208\)](http://www.ti.com/lit/pdf/SLAU208).

REF, Built-In Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

(1) The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the V_{REF+} terminal. When REFOUT = 1, the reference is available at the V_{REF+} terminal, as well as, used as the reference for the conversion and utilizes the larger buffer. When REFOUT = 0, the reference is only used as the reference for the conversion and utilizes the smaller buffer.

(2) The internal reference current is supplied via terminal AV_{CC} . Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.

The temperature sensor is provided by the REF module. Its current is supplied via terminal AV_{CC} and is equivalent to I_{REF+} with REFON $=1$ and REFOUT $= 0$.

Copyright © 2014, Texas Instruments Incorporated *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLAS967A&partnum=MSP430F5438A-EP)* 65

REF, Built-In Reference (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)^{[\(1\)](#page-65-0)}

(4) Contribution only due to the reference and buffer including package. This does not include resistance due to PCB trace, etc.
(5) Calculated using the box method: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C

(5) Calculated using the box method: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C)/(85°C – (–40°C)).
(6) The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settlin

The condition is that the error in a conversion started after t_{REFON} is less than ± 0.5 LSB. The settling time depends on the external capacitive load when $REFOUT = 1$.

Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

(2) The data retention specification is based on qualification stress testing at 170°C for 420 hours with temperature derating based on an Arrhenius model with activation energy of 0.6 eV. Additional flash retention documentation is provided in application report [SLAA392](http://www.ti.com/lit/pdf/SLAA392).

(3) These values are hardwired into the flash controller's state machine.

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

(1) Tools accessing the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the
first SBWTCK clock edge.

(2) f_{TCK} may be restricted to meet the timing requirements of the module selected.

Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger

Table 44. Port P1 (P1.0 to P1.7) Pin Functions

Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **Table 45. Port P2 (P2.0 to P2.7) Pin Functions**

Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger

Table 46. Port P3 (P3.0 to P3.7) Pin Functions

 (1) $X =$ Don't care

 (2) The pin direction is controlled by the USCI module.
(3) UCA0CLK function takes precedence over UCB0S

(6) UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output, USCI B1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁴⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.
(5) UCB0CLK function takes precedence over UCA0STE function. If the pin is require

UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger

Table 47. Port P4 (P4.0 to P4.7) Pin Functions

(1) Setting TBOUTH causes all Timer_B configured outputs to be set to high impedance.

Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger

Table 48. Port P5 (P5.0 and P5.1) Pin Functions

PIN NAME (P5.x)		FUNCTION	CONTROL BITS/SIGNALS⁽¹⁾		
	X		P5DIR.x	P5SEL.x	REFOUT
P5.0/A8/VREF+/VeREF+	$\mathbf 0$	P5.0 $(I/O)^{(2)}$	1: 0: O: 1		
		$A8/VeREF+{}^{(3)}$			
		$A8/VREF+(4)$			
P5.1/A9/VREF-/VeREF-		P5.1 $(I/O)^{(2)}$	1: 0: 0: 1		∧
		$A9/VeREF-(5)$			
		$A9/VREF-(6)$			

(1) $X = Don't care$

(2) Default condition
(3) Setting the P5SE Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12_A. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.

(4) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12_A, VREF+ reference is available at the pin. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.

(5) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12_A. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.

(6) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12_A, VREF– reference is available at the pin. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.

EXAS NSTRUMENTS

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

Table 49. Port P5 (P5.2) Pin Functions

 (1) $X =$ Don't care

(2) Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

(3) Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.

Table 50. Port P5 (P5.4 to P5.7) Pin Functions

(1) $X = Don't care$
(2) The pin direction

 (2) The pin direction is controlled by the USCI module.
(3) If the I2C functionality is selected, the output drives

(3) If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.
(4) UCB1CLK function takes precedence over UCA1STE function. If the pin is require

UCB1CLK function takes precedence over UCA1STE function. If the pin is required as UCB1CLK input or output, USCI A1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger

Table 51. Port P6 (P6.0 to P6.7) Pin Functions

(1) X = Don't care

(2) Setting the P6SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) The ADC12_A channel Ax is connected internally to AV_{SS} if not selected via the respective INCHx bits.

Texas **NSTRUMENTS**

SLAS967A –JANUARY 2014–REVISED JANUARY 2014 **www.ti.com**

Table 52. Port P7 (P7.0 and P7.1) Pin Functions

(1) $X = Don't care$
(2) Setting P7SEL

Setting P7SEL.0 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P7.0 is configured for crystal mode or bypass mode.

(3) Setting P7SEL.0 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P7.1 can be used as general-purpose I/O.

Port P7, P7.2 and P7.3, Input/Output With Schmitt Trigger

Table 53. Port P7 (P7.2 and P7.3) Pin Functions

XAS

STRUMENTS

Port P7, P7.4 to P7.7, Input/Output With Schmitt Trigger

(1) $X = Don't care$
(2) Setting the P7

Setting the P7SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

(3) The ADC12_A channel Ax is connected internally to AV_{SS} if not selected via the respective INCHx bits.
(4) Setting the P7SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic c analog signals.

(5) The $\overline{ADC12_A}$ channel Ax is connected internally to AV_{SS} if not selected via the respective INCHx bits.

Table 55. Port P8 (P8.0 to P8.7) Pin Functions

Table 56. Port P9 (P9.0 to P9.7) Pin Functions

(1) $X = Don't care$

(2) The pin direction is controlled by the USCI module.
(3) UCA2CLK function takes precedence over UCB2S

UCA2CLK function takes precedence over UCB2STE function. If the pin is required as UCA2CLK input or output, USCI B2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

(4) If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

(5) UCB2CLK function takes precedence over UCA2STE function. If the pin is required as UCB2CLK input or output, USCI A2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

Port P10, P10.0 to P10.7, Input/Output With Schmitt Trigger

Table 57. Port P10 (P10.0 to P10.7) Pin Functions

(1) $X = Don't care$

(2) The pin direction is controlled by the USCI module.

(3) UCA3CLK function takes precedence over UCB3STE function. If the pin is required as UCA3CLK input or output, USCI B3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

(4) If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.
(5) UCB3CLK function takes precedence over UCA3STE function. If the pin is require

UCB3CLK function takes precedence over UCA3STE function. If the pin is required as UCB3CLK input or output, USCI A3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

(6) The secondary function on these pins are reserved for factory test purposes. Application should keep the P10SEL.x of these ports cleared to prevent potential conflicts with the application.

Table 58. Port P11 (P11.0 to P11.2) Pin Functions

Port J, J.0 JTAG pin TDO, Input/Output With Schmitt Trigger or Output

Port J, J.1 to J.3 JTAG pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output

MSP430F5438A-EP

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 59. Port PJ (PJ.0 to PJ.3) Pin Functions

(1) $X = Don't care$

(2) Default condition (3) The pin direction is controlled by the JTAG module.

(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.

DEVICE DESCRIPTORS (TLV)

[Table 60](#page-91-0) lists the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 60. Device Descriptor Table(1)

(1) NA = Not applicable

www.ti.com SLAS967A –JANUARY 2014–REVISED JANUARY 2014

Table 60. Device Descriptor Table ⁽¹⁾ (continued)

Table 60. Device Descriptor Table[\(1\)](#page-93-0) (continued)

	Description	Address	Size bytes	Value
	MPY32		\overline{c}	02h 85h
	DMA-3		$\boldsymbol{2}$	04h 47h
	USCI_A/B		\overline{c}	0Ch 90h
	USCI_A/B		$\boldsymbol{2}$	04h 90h
	USCI_A/B		$\sqrt{2}$	04h 90h
	USCI_A/B		$\sqrt{2}$	04h 90h
	ADC12_A		$\sqrt{2}$	08h D ₁ h
Interrupts	TB0.CCIFG0		$\mathbf{1}$	64h
	TB0.CCIFG16		$\mathbf{1}$	65h
	WDTIFG		$\mathbf{1}$	40h
	USCI_A0		$\mathbf{1}$	90h
	USCI_B0		$\mathbf{1}$	91h
	ADC12_A		$\mathbf{1}$	D ₀ h
	TA0.CCIFG0		$\mathbf{1}$	60h
	TA0.CCIFG14		$\mathbf{1}$	61h
	USCI_A2		$\mathbf{1}$	94h
	USCI_B2		$\mathbf{1}$	95h
	DMA		$\mathbf{1}$	46h
	TA1.CCIFG0		$\mathbf{1}$	62h
	TA1.CCIFG12		$\mathbf{1}$	63h
	P ₁		$\mathbf{1}$	50h
	USCI_A1		$\mathbf{1}$	92h
	USCI_B1		$\mathbf{1}$	93h
	USCI_A3		$\mathbf{1}$	96h
	USCI_B3		$\mathbf{1}$	97h
	P ₂		$\mathbf{1}$	51h
	RTC_A		$\mathbf{1}$	68h
	delimiter		$\mathbf{1}$	00h

REVISION HISTORY

www.ti.com 28-Jan-2021

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

OTHER QUALIFIED VERSIONS OF MSP430F5438A-EP :

• Catalog: [MSP430F5438A](http://focus.ti.com/docs/prod/folders/print/msp430f5438a.html)

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

MECHANICAL DATA

MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996

PZ (S-PQFP-G100) PLASTIC QUAD FLATPACK

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale [\(https:www.ti.com/legal/termsofsale.html\)](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated