

Limited Availability Product

This device is in production, but is limited to existing customers. Contact factory for additional information.

Date of status change: November 2, 2009

Recommended Substitutions:

For existing customer transition, and for new customers or new applications, refer to the <u>ACS756</u>.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



Features and Benefits

- Monolithic Hall IC for high reliability
- Single +5 V supply
- 3 kV_{RMS} isolation voltage between terminals 4/5 and pins 1/2/3 for up to 1 minute
- 13 kHz bandwidth
- Automotive temperature range
- End-of-line factory-trimmed for gain and offset
- Ultra-low power loss: 130 μΩ internal conductor resistance
- Ratiometric output from supply voltage
- Extremely stable output offset voltage
- Small package size, with easy mounting capability
- Output proportional to AC and DC currents

Package: 5 pin package (leadform PFF)



Description


The Allegro ACS75x family of current sensor ICs provides economical and precise solutions for current sensing in industrial, automotive, commercial, and communications systems. The device package allows for easy implementation by the customer. Typical applications include motor control, load detection and management, power supplies, and overcurrent fault protection.

The device consists of a precision, low-offset linear Hall circuit with a copper conduction path located near the die. Applied current flowing through this copper conduction path generates a magnetic field which the Hall IC converts into a proportional voltage. Device accuracy is optimized through the close proximity of the magnetic signal to the Hall transducer. A precise, proportional voltage is provided by the low-offset, chopper-stabilized BiCMOS Hall IC, which is programmed for accuracy at the factory.

The output of the device has a positive slope ($>V_{CC}/2$) when an increasing current flows through the primary copper conduction path (from terminal 4 to terminal 5), which is the path used for current sampling. The internal resistance of this conductive path is typically 130 $\mu\Omega$, providing low power loss. The thickness of the copper conductor allows survival of the device at up to

Continued on the next page...

Typical Application



Application 1. The ACS750 outputs an analog signal, V_{OUT} . that varies linearly with the uni- or bi-directional AC or DC primary sampled current, I_P , within the range specified. C_F is recommended for noise management, with values that depend on the application.

ACS750xCA-50

Fully Integrated, Hall Effect-Based Linear Current Sensor IC with High Voltage Isolation and a Low-Resistance Current Conductor

Description (continued)

5× overcurrent conditions. The terminals of the conductive path are electrically isolated from the signal leads (pins 1 through 3). This allows the ACS75x family of sensor ICs to be used in applications requiring electrical isolation without the use of opto-isolators or other costly isolation techniques.

The device is fully calibrated prior to shipment from the factory. The ACS75x family is lead (Pb) free. All pins are coated with 100% matte tin, and there is no lead inside the package. The heavy gauge leadframe is made of oxygen-free copper.

Selection Guide

Part Number	T _{OP} (°C)	Primary Sampled Current, I _P (A)	Sensitivity Sens (Typ.) (mV/A)	Packing ¹
ACS750LCA-050 ²	-40 to 150	±50	40	170 pieces per bulk bag

¹Contact Allegro for additional packing options.

Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V _{CC}		16	V
Reverse Supply Voltage	V _{RCC}		-16	V
Output Voltage	V _{IOUT}		16	V
Reverse Output Voltage	V _{RIOUT}		-0.1	V
Maximum Basic Isolation Voltage	V _{ISO}		353 VAC, 500 VDC, or V _{pk}	V
Maximum Rated Input Current	I _{IN}		100	А
Output Current Source	I _{OUT(Source)}		3	mA
Output Current Sink	I _{OUT(Sink)}		10	mA
Naminal Operating Ambient Temperature		Range L	-40 to 150	°C
Nominal Operating Ambient Temperature	T _A	Range S	-20 to 85	°C
Maximum Junction	T _J (max)		165	°C
Storage Temperature	T _{stg}		-65 to 170	°C



TÜV America Certificate Number: U8V 04 11 54214 001


Fire and Electric Shock EN60950-1:2001






²Variant is in production, but is limited to existing customers. Contact factory for additional information. Status date change November 13, 2009.

Functional Block Diagram



Pin-out Diagram



Terminal List Table

Number	Name	Description
1	VCC	Device power supply pin
2	GND	Signal ground pin
3	VIOUT	Analog output signal pin
4	IP+	Terminal for current being sampled
5	IP-	Terminal for current being sampled



-050 ELECTRICAL CHARACTERISTICS, over temperature range unless otherwise indicated

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Primary Sampled Current	I _P		-50	_	50	Α
Supply Voltage	V _{CC}		4.5	5.0	5.5	V
Supply Current	I _{cc}	V _{CC} = 5.0 V, output open	_	7	10	mA
Output Resistance	R _{OUT}	I _{OUT} = 1.2 mA	-	1	2	Ω
Output Capacitance Load	C _{LOAD}	VOUT to GND	_	_	10	nF
Output Resistive Load	R _{LOAD}	VOUT to GND	4.7	_	_	kΩ
Primary Conductor Resistance	R _{PRIMARY}	I _P = ±100A, T _A = 25°C	-	130	_	μΩ
Isolation Voltage	V _{ISO}	Pins 1-3 and 4-5, 60 Hz, 1 minute	3.0	_	_	kV
PERFORMANCE CHARACTERI	STICS, -20°C to	+85°C, V _{CC} = 5 V unless otherwise spe	ecified			
Propagation time	t _{PROP}	I _P = ±50 A, T _A = +25°C	_	4	_	μs
Response time	t _{RESPONSE}	I _P = ±50 A, T _A = +25°C	-	27	_	μs
Rise time	t _r	I _P = ±50 A, T _A = +25°C	_	26	_	μs
Frequency Bandwidth	f	-3 dB, T _A = 25°C	_	13	_	kHz
	_	Over full range of I _P , T _A = 25°C	39	40	42	mV/A
Sensitivity	Sens	Over full range of I _P	36	_	44	mV/A
Noise	V _{NOISE}	Peak-to-peak, T _A = 25°C External filter BW = 24 kHz	_	14	_	mV
Linearity	E _{LIN}	Over full range of I _P	_	_	±5	%
Symmetry	E _{SYM}	Over full range of I _P	99	102	105	%
Zero Current Output Voltage	V _{OUT(Q)}	I = 0 A, T _A = 25°C	_	V _{CC} /2	_	V
Electrical Offset Voltage		I = 0 A, T _A = 25°C	-60	_	60	mV
(Magnetic error not included)	V _{OE}	I = 0 A	-75	_	75	mV
Magnetic Offset Error	I _{ERROM}	I = 0 A, after excursion of 100 A	_	±0.3	±0.8	Α
Total Output Error		Over full range of I _P , T _A = 25°C	_	±2	_	%
(Including all offsets)	E _{TOT}	Over full range of I _P	-	_	±13	%
PERFORMANCE CHARACTERI	STICS, -40°C to	+150°C, V _{CC} = 5 V unless otherwise sp	ecified			
Propagation time	t _{PROP}	I _P = ±50 A	_	4	_	μs
Response time	t _{RESPONSE}	I _P = ±50 A	_	27	_	μs
Rise time	t _r	I _P = ±50 A	_	26	_	μs
Frequency Bandwidth	f	−3 dB, T _A = 25°C	-	13	_	kHz
Conditivity	0	Over full range of I _P , T _A = 25°C	39	40	42	mV/A
Sensitivity	Sens	Over full range of I _P , T _A = 25°C	33	_	46	mV/A
Noise	V _{NOISE}	Peak-to-peak; T _A = +25°C External filter BW = 40 kHz	_	14	_	mV
Linearity	E _{LIN}	Over full range of I _P	_	_	±5	%
Symmetry	E _{SYM}	Over full range of I _P	99	102	105	%
Zero Current Output Voltage	$V_{OUT(Q)}$	I = 0 A, T _A = 25°C	_	V _{CC} /2	_	V
Electrical Offset Voltage		I = 0 A, T _A = 25°C	-60	_	60	mV
(Magnetic error not included)	V _{OE}	I = 0 A	-90	_	90	mV
Magnetic Offset Error	I _{ERROM}	I = 0 A, after excursion of 100 A	_	0.3	±0.8	Α
Total Output Error		Over full range of I _P , T _A = 25°C	_	±2	-	%
(Including all offsets)	E _{TOT}	Over full range of I _P		1	±15	%



Definitions of Accuracy Characteristics

Sensitivity (Sens). The change in device output in response to a 1 A change through the primary conductor. The sensitivity is the product of the magnetic circuit sensitivity (G/A) and the linear IC amplifier gain (mV/G). The linear IC amplifier gain is programmed at the factory to optimize the sensitivity (mV/A) for the full-scale current of the device.

Noise (V_{NOISE}). The product of the linear IC amplifier gain (mV/G) and the noise floor for the Allegro Hall effect linear IC $(\approx 1 \text{ G})$. The noise floor is derived from the thermal and shot noise observed in Hall elements. Dividing the noise (mV) by the sensitivity (mV/A) provides the smallest current that the device is able to resolve.

Linearity (E_{LIN}). The degree to which the voltage output from the IC varies in direct proportion to the primary current through its full-scale amplitude. Nonlinearity in the output can be attributed to the saturation of the flux concentrator approaching the full-scale current. The following equation is used to derive the linearity:

$$100 \left\{ 1 - \left[\frac{\Delta \text{ gain} \times \% \text{ sat (} V_{\text{IOUT_full-scale amperes } - V_{\text{IOUT(Q)}})}}{2 \left(V_{\text{IOUT_half-scale amperes } - V_{\text{IOUT(Q)}} \right)} \right] \right\}$$

 Δ gain = the gain variation as a function of temperature changes from 25°C,

% sat = the percentage of saturation of the flux concentrator, which becomes significant as the current being sampled approaches full-scale $\pm I_P$, and

 $V_{IOUT_full\text{-scale amperes}}$ = the output voltage (V) when the sampled current approximates full-scale $\pm I_P$.

Symmetry (E_{SYM}). The degree to which the absolute voltage output from the IC varies in proportion to either a positive or negative full-scale primary current. The following equation is used to derive symmetry:

$$100 \left(\frac{V_{\text{IOUT}} + \text{full-scale amperes} - V_{\text{IOUT}(Q)}}{V_{\text{IOUT}(Q)} - V_{\text{IOUT}} - \text{full-scale amperes}} \right)$$

Quiescent output voltage $(V_{IOUT(O)})$. The output of the device when the primary current is zero. For a unipolar supply voltage, it nominally remains at $V_{CC}/2$. Thus, $V_{CC} = 5$ V translates into $V_{IOUT(Q)} = 2.5 \text{ V. Variation in } V_{OUT(Q)} \text{ can be attributed to the res-}$ olution of the Allegro linear IC quiescent voltage trim, magnetic hysteresis, and thermal drift.

Electrical offset voltage (V_{OE}). The deviation of the device output from its ideal quiescent value of V_{CC}/2 due to nonmagnetic causes.


Magnetic offset error (I_{ERROM}). The magnetic offset is due to the residual magnetism (remnant field) of the core material. The magnetic offset error is highest when the magnetic circuit has been saturated, usually when the device has been subjected to a full-scale or high-current overload condition. The magnetic offset is largely dependent on the material used as a flux concentrator. The larger magnetic offsets are observed at the lower operating temperatures.

Accuracy (E_{TOT}). The accuracy represents the maximum deviation of the actual output from its ideal value. This is also known as the total output error. The accuracy is illustrated graphically in the output voltage versus current chart on the following page.

Accuracy is divided into four areas:

- 0 A at 25°C. Accuracy at the zero current flow at 25°C, without the effects of temperature.
- $0 \text{ A over } \Delta \text{ temperature}$. Accuracy at the zero current flow including temperature effects.
- Full-scale current at 25°C. Accuracy at the full-scale current at 25°C, without the effects of temperature.
- Full-scale current over Δ temperature. Accuracy at the fullscale current flow including temperature effects.







Definitions of Dynamic Response Characteristics


Propagation delay (t_{PROP}). The time required for the device output to reflect a change in the primary current signal. Propagation delay is attributed to inductive loading within the linear IC package, as well as in the inductive loop formed by the primary conductor geometry. Propagation delay can be considered as a fixed time offset and may be compensated.

Response time ($t_{RESPONSE}$). The time interval between a) when the primary current signal reaches 90% of its final value, and b) when the device reaches 90% of its output corresponding to the applied current.

Rise time (t_r). The time interval between a) when the device reaches 10% of its full scale value, and b) when it reaches 90% of its full scale value. The rise time to a step response is used to derive the bandwidth of the device, in which $f(-3 \text{ dB}) = 0.35/t_r$. Both t_r and $t_{RESPONSE}$ are detrimentally affected by eddy current losses observed in the conductive IC ground plane.










6


Step Response

50 A I_P Excitation Signal





Package CA, 5-pin package, leadform PFF



Package Branding

Two alternative patterns are used

	ACS	Allegro Current Sensor
	750	Device family number
ACS750	R	Operating ambient temperature range code
RCAPPP	CA	Package type designator
YYWWA	PPP	Primary Sampled Current
YYVVVA	YY	Date code: Calendar year (last two digits)
	WW	Date code: Calendar week
	Α	Date code: Shift code

	ACS	Allegro Current Sensor
	750	Device family number
ACS750	R	Operating ambient temperature range code
<i>R</i> CA <i>PPP</i>	CA	Package type designator
LL	PPP	Primary Sampled Current
YYWW	LL	Lot code
	YY	Date code: Calendar year (last two digits)
	WW	Date code: Calendar week

Package mass: 4.63 g typical

Copyright ©2004-2009, Allegro MicroSystems, Inc.

The products described herein are manufactured under one or more of the following U.S. patents: 5,619,137; 5,621,319; 6,781,359; 7,075,287; 7,166,807; 7,265,531; 7,425,821; or other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com



Clearance distance, current terminals to signal pins: 7.25 mm