# Single Phase Synchronous Buck Controller with Integrated Gate Drivers and Programmable DAC

The NCP5378 is a single chip solution which combines differential voltage sensing, differential phase current sensing, adaptive voltage positioning, and on board gate drivers to provide accurately regulated power for Intel processors. This controller IC maintains the same features as the multi−phase product family, but reduces the output to a single−phase, for lower current systems. Low power mode operation combined with inductor current sensing reduces system cost by providing the fastest initial response to dynamic load events.

The gate drive adaptive non overlap and power saving operation circuit can provide a low switching loss and high efficiency solution for notebook and desktop systems. A high performance operational error amplifier is provided to simplify compensation of the system. Dynamic Reference Injection further simplifies loop compensation by eliminating the need to compromise between closed−loop transient response and Dynamic VID performance.

# **Features**

- Meets Intel's VR11.1 Specifications
- High Performance Operational Error Amplifier
- Internal Soft Start
- Dynamic Reference Injection (Patent #US07057381)
- DAC Range from 0.5 V to 1.6 V
- ±0.5% DAC Voltage Accuracy from 1.0 V to 1.6 V
- True Differential Remote Voltage Sensing Amplifier
- "Lossless" Differential Inductor Current Sensing
- Adaptive Voltage Positioning (AVP)
- Latched Over Voltage Protection (OVP)
- Guaranteed Startup into Pre−Charged Loads
- Threshold Sensitive Enable Pin for VTT Sensing
- Power Good Output with Internal Delays
- Thermally Compensated Current Monitoring
- Thermal Shutdown Protection
- Adaptive−Non−Overlap Gate Drive Circuit
- Integrated MOSFET Drivers
- Automatic Power−saving Modes Maximize Efficiency during Light Load Operation
- <sup>32</sup>−lead QFN
- This is a Pb−Free Device

# **Applications**

• Desktop Power Supplies for Next−generation Intel Chipsets



# **ON Semiconductor®**

**http://onsemi.com**



**QFN32 CASE 488AM**







# **ORDERING INFORMATION**



**†For information on tape and reel specifications,** including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





# **Table 1. PIN DESCRIPTIONS**



# **ABSOLUTE MAXIMUM RATINGS**





Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

\*All signals referenced to GND unless noted otherwise.

\*The maximum package power dissipation must be observed.

1. JESD 51−5 (1S2P Direct−Attach Method) with 0 LFM

2. Operation at −40°C to 0°C guaranteed by design, not production tested.

### **ELECTRICAL CHARACTERISTICS**

0°C <  $T_A$  < 70°C; 0°C <  $T_J$  < 125°C; 4.75 <  $V_{CC}$  < 5.25 V; All DAC Codes; C $_{\rm VCC}$  = 0.1  $\mu$ F unless otherwise noted.



[3](#page-8-0). Guaranteed by design.

# **ELECTRICAL CHARACTERISTICS**

0°C <  $T_A$  < 70°C; 0°C <  $T_J$  < 125°C; 4.75 <  $V_{CC}$  < 5.25 V; All DAC Codes; C $_{\rm VCC}$  = 0.1 µF unless otherwise noted.



[3](#page-8-0). Guaranteed by design.

### **ELECTRICAL CHARACTERISTICS**

0°C <  $T_A$  < 70°C; 0°C <  $T_J$  < 125°C; 4.75 <  $V_{CC}$  < 5.25 V; All DAC Codes; C $_{\rm VCC}$  = 0.1 µF unless otherwise noted.



[3](#page-8-0). Guaranteed by design.

### **ELECTRICAL CHARACTERISTICS**

0°C <  $T_A$  < 70°C; 0°C <  $T_J$  < 125°C; 4.75 <  $V_{CC}$  < 5.25 V; All DAC Codes; C $_{\rm VCC}$  = 0.1 µF unless otherwise noted.



[3](#page-8-0). Guaranteed by design.

# <span id="page-8-0"></span>**ELECTRICAL CHARACTERISTICS**

0°C <  $T_A$  < 70°C; 0°C <  $T_J$  < 125°C; 4.75 <  $V_{CC}$  < 5.25 V; All DAC Codes; C $_{\rm VCC}$  = 0.1 µF unless otherwise noted.



3. Guaranteed by design.



# **FUNCTIONAL DESCRIPTIONS**

### **General**

The NCP5378 is a ramp−pulse−modulated (RPM) controller designed with necessary features for CPU applications. The IC consists of the following blocks: Precision Flexible DAC, Differential Remote Voltage Sense Amplifier, High Performance Voltage Error Amplifier, Differential Current Feedback Amplifier, precision programmable DAC and PWM Comparator with Hysteresis. The controller also supports power saving operation at light load. Protection features include: Undervoltage Lockout, Soft Start, Over Current Protection, Over Voltage Protection, and Power Good Monitor.

# **VID Inputs**

VID0−VID7 control the target regulation voltage during normal operation. In VR11 mode the VID capture is enabled at the end of the  $V_{\text{RST}}$  waiting period. If the VID is valid the DAC counter will track to it. If an invalid VID occurs it will be ignored for  $10 \mu s$  before the controller shuts down.

### **Remote Sense Amplifier**

A high performance differential amplifier is provided to accurately sense the output voltage of the regulator. The noninverting input should be connected to the regulator's output voltage. The inverting input should be connected to the return line of the regulator. Both connection points are intended to be at a remote point so that the most accurate reading of the output voltage can be obtained. The amplifier is configured in a very unique way. First, the gain of the amplifier is internally set to unity. Second, both the inverting and noninverting inputs of the amplifier are summing nodes. The inverting input sums the output voltage return voltage with the DAC voltage. The noninverting input sums the

remote output voltage with a 1.3 V reference. The resulting voltage at the output of the remote sense amplifier is:

$$
V_{\text{Diffout}} = V_{\text{out}} + 1.3 V - V_{\text{dac}} - V_{\text{outreturn}}
$$

This signal then goes through a standard compensation circuit and into the inverting input of the error amplifier. The noninverting input of the error amplifier is also connected to the 1.3 V reference. The 1.3 V reference then is subtracted out and the error signal at the comp pin of the error amplifier is as normally expected:

$$
V_{comp} = V_{dac} - V_{out}
$$

The noninverting input of the remote sense amplifier is pulled low through a small current sink during a fault condition to prevent accidental charging of the regulator output.

### **High Performance Voltage Error Amplifier**

A high performance voltage error amplifier is provided. The error amplifier's inverting input and its output (the compensation pin) are both pinned out. A standard type 3 compensation circuit is used to compensate the system. This involves a 3 pole, 2 zero compensation network. The system output current during a transient can slew as fast as  $500$  A/ $\mu$ s. The high frequency output impedance of the system may be as low as 0.5 milli−ohm. The PWM will need to go from a low duty cycle to full duty cycle within 100 ns. In order to respond to this magnitude of change, the output of the error amplifier must slew at a rate of at least  $5 \text{ V/us}$ . The error amplifier output voltage needs to be able to slew from steady state to below 1.0 V or above 2.5 V. The error amplifier also needs to be very fast. The output of the error amplifier needs to respond within 50 ns to any perturbation on the input.

The comp pin will be pulled to ground in a fault condition and should not jump up when the fault cleared.

### **Differential Current Feedback Amplifier**

A differential amplifier are provided to sense the output current of each phase.

The current sense amplifier senses the current through its corresponding phase. A voltage is generated across a current sense element such as an inductor or sense resistor. The sense voltage will be very low. The sense element will normally be between 0.5 m $\Omega$  and 1.5 m $\Omega$ . It is possible to sense both negative and positive going current. It is further possible that the differential sense signal is below 0 V. The output of these amplifiers shall not invert if the common mode range is exceeded.

The gain of this amplifier is fixed and is noninverting. The output of the amplifier is used to control 3 functions. First, the output controls the adaptive voltage positioning, where the output voltage is actively controlled according to the output current. Second, the output signal is fed to the current limit circuit. Finally, the phase current is connected to the PWM comparator. The offset voltage difference from amplifier to amplifier and the error in bias current from amplifier to amplifier need to be minimized. The offset and bias current design needs to be able to eliminate differences from amplifier to amplifier.

# **Switching Frequency in RPM Mode**

When the NCP5378 operates in RPM mode, its switching frequency is controlled by the ripple voltage on the COMP pin. Each time the COMP pin voltage exceeds the RPM pin voltage threshold level determined by the VID voltage and the external resistor connected between RPM and ground, an internal ramp signal is started and TG is driven high. The slew rate of the internal ramp is programmed by the current entering the ROSC pin. When the internal ramp signal intercepts the COMP voltage, the TG pin is reset low. In continuous current mode, the switching frequency of RPM operation is almost constant. While in discontinuous current conduction mode, the switching frequency is reduced as a function of the load current.

# **Soft Start**

Soft start is implemented internally. A digital counter steps the DAC up from zero to the target voltage based on the predetermined rate in the spec table.

The VR11 mode ramps DAC to 1.1 V, pauses for 500  $\mu$ s, reads the DAC setting, then ramps to the final DAC setting.

# **Digital Slew Rate Limiter / Soft Start Block**

The slew rate limiter and the soft−start block are to be implemented with a digital up/down counter controlled by an oscillator that can be synchronized to VID line changes. During soft start the DAC will ramp at the softstart rate, after soft start is complete the ramp rate will follow the Intel rate depending on the mode. In normal operation the design must keep up with the Intel spec of 1 DAC step every  $1.25 \mu s$ .

The DAC must be implemented down as close to zero as possible (less than 20 mV out the DAC Buffer) in order to avoid the output voltage jumping up at the beginning of the ramp.

Preferably when DAC = 0 the buffer to the RS amp should deliver less than 20 mV. The digital DAC offset should be introduced prior to the digital compare.

# **Protection Features**

# **Undervoltage Lockouts**

An undervoltage circuit senses the input  $V_{CC}$  and  $V_{CCP}$  of the controller and driver voltage rail. During power up the input voltage to the controller is monitored. The PWM outputs and the soft start circuit are disabled until the input voltage exceeds the threshold voltage of the comparator. Hysteresis is incorporated within the comparator.

The PWM signals will control the gate status when  $V_{CC}$ threshold is exceeded. If  $V_{CC}$  decreases below the stop threshold, the output gate will be forced low unit input voltage  $V_{CC}$  rises above the startup threshold.

# **Overcurrent Latch**

A programmable overcurrent latch is incorporated within the IC. The oscillator pin provides the reference voltage for this pin. A resistor divider from this pin generates the reference voltage. The latch is set when the current information exceeds the programmed voltage. To recover the part must be reset by the EN pin or by cycling  $V_{CC}$ .

The outputs will remain disabled until the  $V_{CC}$  voltage or EN is removed and reapplied.

# **UVLO Monitor**

If the output voltage falls greater than 300 mV below the DAC voltage the UVLO comparator will trip sending the VR\_RDY signal low.

# **Overvoltage Protection**

The output voltage is monitored at the input of the differential amplifier. During normal operation, if the output voltage exceeds the DAC voltage by 180 mV (OR 350 mV if OFS is active), the VR\_RDY flag goes low, the high side gate drivers are all brought low, and the low side gate drivers are all brought high until the voltage falls below the OVP threshold. If the over voltage trip 8 times the output voltage will shut down. The OVP will not shut down the controller if it occurs during soft−start. This is to allow the controller to pull the output down to the DAC voltage and start up into a pre−charged output.

# **VCCP Power ON Reset OVP**

The VCCP power on reset OVP feature is used to protect the CPU during startup. When VCCP is higher than 3.2 V, the gate driver will monitor the switching node SW pin. If SWN pin higher than 1.9 V, the bottom gate will be forced to high for discharge of the output capacitor. This works best if the 5 V standby is diode OR'ed into VCCP with the 12 V rail. The

fault mode will be latched unless VCCP is reduced below the UVLO threshold.

### **Power Saving Mode**

The device maintains a RPM operation in power saving mode. The 12VMON input will be used for two purposes: feedforward input supply information for RPM mode and secondary power input voltage UVLO.

# **Adaptive Non−overlap**

The non−overlap dead time control is used to avoid shoot through damage to the power MOSFETs. When the PWM signal pull high, BG will go low after a propagation delay, the controller monitors the switching node (SWN) pin voltage and the gate voltage of the MOSFET to know the status of the MOSFET. When the low side MOSFET status is off an internal timer will delay turn on of the high-side MOSFET. When the PWM pull low, gate TG will go low after the propagation delay (tpdlDRVH). The time to turn off the high side MOSFET is depending on the total gate charge of the high−side MOSFET. A timer will be triggered once the high side MOSFET is turn off to delay the turn on the low−side MOSFET.

# **Externally Programmable Offset**

The OFS pin provides a means to program a DC current for generating an offset voltage across the resistor,  $R_{FB}$ between FB and  $V_{\text{DIFF}}$ . The offset current is generated via an external resistor and precision internal voltage references. For positive offset connect a resistor to GND.

For negative offset connect a resistor to  $V_{CC}$ . The nominal no-load offset on NCP5378 is −19 mV.

To set the no−load offset please use the equations below: For Negative Offset connect  $R<sub>OFS</sub>$  to  $V<sub>CC</sub>$ 

$$
\mathsf{R}_{\mathsf{OFS}} = \frac{\left(\mathsf{V}_{\mathsf{CC}} - 2.0\right) \cdot \mathsf{R}_{\mathsf{FB}}}{\mathsf{V}_{\mathsf{OFFSET}}}
$$

For Positive Offset connect R<sub>OFS</sub> to GND

$$
\mathsf{R}_{\mathsf{OFS}} = \frac{0.3 \times \mathsf{R}_{\mathsf{FB}}}{\mathsf{V}_{\mathsf{OFFSET}}}
$$

For example to get 0 mV no-load offset; (since the part has a nominal of -19mV)

$$
R_{\text{OFS}} = \frac{0.3 \times R_{\text{FB}}}{19 \text{ mV}}
$$

# **Layout Guidlines**

Layout is very important thing for design a DC−DC converter. The strap capacitor and Vin capacitor are most critical items, it should be placed as close as to the controller IC. Another item is using a GND plane. Ground plane can provide a good return path for gate drives for reducing the ground noise. Therefore GND pin should be directly connected to the ground plane and close to the low−side MOSFET source pin. Also, the gate drive trace should be considered. The gate drives has a high di/dt when switching, therefore a minimized gate drives trace can reduce the di/dv, raise and fall time for reduce the switching loss.

<span id="page-12-0"></span>









5. NOTE: Internal DAC voltage is centered 19 mV below the listed voltage for VR11.1.







ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particula

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

### **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

#### **ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)