BLDC Motor Driver, Single-Phase, 12 V

Advance Information LV8314C

INTRODUCTION

Overview

The LV8314C is the driver for 12 V single phase BLDC motor. Its target output duty−cycle can be set by input PWM duty−cycle. The output duty−cycle curve setting can be stored to the internal nonvolatile memory (NVM). In addition, lead−angle can also be adjusted by the configuration saved in the internal NVM. The internal NVM can be programmed by a dedicated GUI. Thus, it can drive various kinds of motors at high efficiency and low noise.

Features

- Selectable Soft Start or Direct Output PWM Duty Control in Start−up
- Single−phase Full Wave Driver with Open-loop Output Duty Control
- Embedded Power FETs, Iomax $[peak] = 1.0 A$
- PWM Duty−cycle Input (7 kHz to 40 kHz)
- PWM Soft Switching Phase Transition
- Soft Switching Width Adjustment (Rise and Fall Individually)
- Soft PWM Duty−cycle Transitions (Changing the Target Output Duty−cycle Gradually)
- Built−in Current Limit Function and Over Current Protection Function
- Built In Thermal Protection Function
- Built−in Locked Rotor Protection and Automatic Recovery Function
- FG Signal Output Frequency Selectable (1 Time, 2 Times or 0.5 Times Hall Input Frequency)
- RD Signal Polarity Selectable
- FG or RD Signal Output Selectable
- Dynamic Lead Angle Adjustment with Respect to Rotation Speed
- Parameter Setting by SPI Communication
- Embedded EEPROM as NVM
- Parameter Setting to the NVM
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

• Circulation Fan in Refrigerator

ON Semiconductor®

www.onsemi.com

PIN ASSIGNMENT

ORDERING INFORMATION

See detailed ordering and shipping information on page [26](#page-25-0) of this data sheet.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Application Diagram

Figure 1 shows the application diagram.

Figure 1. Application diagram

The power supplies of the IC need to be decoupled properly. This means that at least one external capacitor C1 must be connected in between GND and VCC, and one external capacitor C2 between REG, VDD and GND.

External Components

Table 1 shows the external component list for the application diagram.

Table 1. EXTERNAL COMPONENT VALUE

VCC and GND (VCC, GND)

The power supplies of the IC need to be decoupled properly. The following three capacitors must be connected.

- Between VCC (pin 3) and ground as C1 in the application diagram
- Between REG (VDD) and ground as C2

The Zener diode (D2) in Figure [1](#page-1-0) is mandatory to prevent the IC break down in case the supply voltage exceeds the absolute maximum ratings due to the flyback voltage.

Hall−Sensor Input Pins (IN1, IN2)

Differential output signals of the hall sensor are connected at IN1 and IN2. It is recommended that the capacitor (C3) is connected between both pins to filter system noise. The value of C3 should be selected properly depending on the system noise. When a Hall IC is used, the output of the Hall IC must be connected to the IN1 pin and the IN2 pin must be kept in the middle level of the Hall IC power supply voltage which should be corresponded to recommended operating range.

Command Input Pin (PWM)

This pin reads the duty−cycle of the PWM pulse which controls rotational speed. The PWM input signal level is supported from 2.8 V to 5.5 V. Linear voltage control is not supported. The minimum pulse width is 200 ns.

Current Limiter Resistor for Hall (R1)

Hall output amplitude can be adjusted by R1.

The amplitude is proportional to Hall bias level VH for particular magnetic flux density. VH is determined by the following equation.

$$
VH = VREG \times \left(\frac{Rh}{Rh + R1}\right)
$$
 (eq. 1)

Where

VREG: REG pin voltage (5 V)

Rh: Hall resistance

However, it should be considered with Hall sensor specification and Hall bias current. The bias current should be set under 10 mA which is REG pin max current.

Table 2. TRUTH TABLE

*Inner PWM state means the OUTPUT active period decided by inner control logic. Don't match with PWM−pin input signal. *Condition: Register "DRVMODE [1:0]" = 01

SPECIFICATIONS

Table 3. ABSOLUTE MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I_{OUTMAX} is the peak value of the motor supply current.
2. Specified circuit board: TBD

3. Moisture Sensitivity Level (MSL): IPC/JEDEC standard: J−STD−020A

4. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D [http://www.onsemi.com/pub_link/Collateral/SOLDERRM−D.PDF](https://www.onsemi.com/pub/Collateral/SOLDERRM-D.PDF)

5. ESD Human Body Model is based on JEDEC standard: JESD22−A114

Table 4. THERMAL CHARACTERISTICS

Figure 2. Power Dissipation vs. Ambient Temperature Characteristics

Table 5. RECOMMENDED OPERATING RANGES

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. When the VCC voltage is below 5.2 V, there are possibility to change the electric characteristics due to low VCC. However a motor keeps rotation until to 3.9 V, normally.

Electrical Characteristics

Table 6. ELECTRICAL CHARACTERISTICS (TA = 25°C, VCC_{OP} = 12 V unless otherwise noted)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. When a motor rotates with below 50 rpm (phase change period over 0.3 s), lock protection will works. See Figure [20](#page-17-0) for the detail.

8. When a motor can't rotate for the time which is set by the register named LOCK_DET after start−up, lock protection will work. See Figure [21](#page-18-0) for the detail.

9. When the locked rotor state continues for long time, lock stop period changes as from 5th off time. See Figure [21](#page-18-0) for the detail.

Block Diagram

Figure 3 shows the functional block diagram of LV8314C.

Figure 3. Block Diagram

Pin Description

Table 7 shows the pin list and their functions.

Table 7. PIN LIST AND FUNCTION

NOTE: Characteristic values comply with the conditions in Table [6.](#page-5-0) "ELECTRICAL CHARACTERISTICS".

Simplified Equivalent Circuits

Table 6 shows the pin information. The pull−up/down resistor and diode path are included.

Table 8. PIN EQUIVALENT CIRCUIT

Table [8](#page-8-0). PIN EQUIVALENT CIRCUIT (continued)

OPERATION DESCTIPTION

The LV8314C has various functions and parameters which are defined by built−in registers. Refer to the Register map and description page for the detail.

Spin−up Sequence

To spin−up a motor, power is applied to VCC pin and the appropriate input PWM signal (see "DUTY_L" and "DUTY_S" setting description in section "Steady rotation") is applied to PWM pin. The LV8314C starts driving the motor whose current direction is determined by the Hall sensor signal.

To avoid the unnecessary rush current, the "soft start" mode is provided, which gradually increases output duty−cycle. After the soft start mode, LV8314C goes to steady rotation mode. The detail of the soft start mode and steady rotation mode are described in the sections below.

If a motor already rotates at the power on in faster speed than 304 rpm, the soft start mode is skipped and goes to steady rotation mode immediately.

Soft Start

For soft start mode, the duty−cycle ramp up profile is defined by the initial duty−cycle, slope, and exit condition. The initial duty−cycle is fixed and it starts from 4%. The slope is programmable. It is determined by registers "SSTART_SEL" and "INCTIM". The duty−cycle is increased up to the end duty−cycle "SSTART_SEL" for duration time "INCTIM". The end duty−cycle is selectable at 24% or 54% (see Table 9). The duration time can be selected from 0.002 s to 2.0 s (see Table 10). The exit condition means it's in the state of either the duty−cycle reaches "SSTART_SEL". Soft start operation requires at least 8 electrical cycles (4 mechanical cycles in case of 4 poles single phase motor) independent on the exit condition.

Table 9. SOFT START END DUTY−CYCLE

Table 10. SOFT START DURATION TIME

Figure 4 shows the image of soft start mode.

Figure 4. The Image of Soft Start Exit by End Duty−cycle

As the blue curve shown in Figure [4,](#page-10-0) the output duty−cycle in the soft start mode starts from 4% of the output duty. Then the output duty−cycle is increased to the end duty−cycle linearly, which is shown by yellow circle. After that, LV8314C goes to the steady rotation mode.

Figure 5 is the example of the duration time in case of "SSTART $SEL = 1$ ".

Figure 5. Example: The Image of Soft Start Duration Time in Case of SSTART_SEL = 1

Steady Rotation

The motor speed is defined by the output duty−cycle which is controlled by input PWM pin.

The input PWM frequency range is 7 kHz $-$ 40 kHz. The output frequency is fixed to 48 kHz and it is not related to input PWM frequency. Figure 6 shows the output duty−cycle control profile which is relationship between input PWM duty−cycle and the target output duty−cycle. Registers to determine this relationship are;

TAG_L (Address 0x0100 D [7:1]): Minimum output duty−cycle

TAG_H (Address 0x0101 D [7:1]): Maximum output duty−cycle

DUTY_L (Address 0x0102 D [6:1]): Minimum input duty−cycle

DUTY_H (Address 0x0103 D [6:1]): Maximum input duty−cycle

FULL (Address 0x0108 D [2]): Output duty−cycle selection at input duty−cycle over DUTY_H

DUTY_S (Address 0x0108 D [3]): Output duty−cycle selection at input duty−cycle under DUTY_L

The detail of each register will be explained later.

Figure 6. Target Output Duty−cycle Control Profile

TAG_L/TAG_H: Minimum/Maximum Target Output Duty−cycle Setting

The minimum output duty−cycle is set by "TAG_L" and the maximum output duty−cycle is set by "TAG_H" within the range of DUTY L and DUTY H. (See Figure 7.)

Do not set the maximum output duty−cycle setting (TAG_H) less than the minimum output duty−cycle setting (TAG_L) .

DUTY_L/DUTY_H: Minimum/Maximum Input Duty−cycle Setting

The range of PWM input duty−cycle can be set by the registers "DUTY L" and "DUTY H" whose range is 0 to 100%. The equation of resolution is;

$$
D_{\min} = \frac{DUTY _L}{63} \times 49.8 \, [\%]
$$
 (eq. 2)

$$
D_{\text{max}} = \frac{\text{DUTY}_{-}H}{63} \times 49.8 + 50.2 \, [\%]
$$
 (eq. 3)

Where D_{min} is minimum input duty-cycle

Dmax is maximum input duty−cycle

Do not set "DUTY_H" less than "DUTY_L".

Figure 8 shows the relationship between input duty−cycle and target output duty−cycle. TAG_L/TAG_H define the start and end points of the output duty−cycle curve and the value between (DUTY_L, TAG_L) and (DUTY_H, TAG_H) are interpolated linearly.

FULL: Speed Selection at Input Duty−cycle over DUTY_H

For the behavior at input duty−cycle which is over DUTY_H, the register "FULL" provides two options. $FULL = 0$ is to keep the speed specified by "TAG_H" and FULL = 1 is to go to 100% output duty-cycle–cycle as shown in Figure 9.

DUTY_S: Speed Selection at Input Duty−cycle under DUTY_L

For the behavior at input duty−cycle which is under DUTY_L, the register "DUTY_S" provides two options. DUTY $S = 0$ is to keep the speed specified by "TAG_L" and DUTY $S = 1$ is to go to 0% output duty–cycle as shown in Figure 10.

Figure 10. Min Speed Function Setting

Output Duty−cycle Transitions

When PWM input duty cycle changes, output PWM target duty changes along with input and output characteristics setting. The rate that actual output duty−cycle changes is set by the register "PWM_ROC". Actual output duty−cycle transfers gradually to the target according to the rate which is defined by PWM_ROC as shown in Table 11. In addition, this register setting is effective not only in changing the input duty−cycle but also in changing the mode from Start−up to normal.

Table 11. RATE OF CHANGE FOR OUTPUT DUTY

Output Waveform

The output pulse signal is about 0 V – VCC. The duty before commutation change decreases gradually to 0% and the duty after commutation change increases gradually to the duty level controlled by speed control function by built−in function called soft−switch. This state is shown in Figure 11 as a schematic view.

Figure 11. Output Waveform Image

Soft−Switch Setting

Figure 12 shows the soft switch image. Due to the soft−switch, the averaged output voltage can has the slope.

Figure 12. L (Length) and S (Soft−Switch) Image

The soft switch period in beginning of commutation is called "Rise soft−switch" and in end of commutation is called "Fall soft−switch". The LV8314C can adjust both soft switch periods independently as the ratio of L and S shown in Figure [12.](#page-13-0) "SSWHIGH_F" and "SSWLOW_F" define the period of "Rise soft−switch" and "SSWHIGH" and "SSWLOW" define the period of "Fall soft−switch". These soft switch periods are defined by equation 4.

Soft switch period [%] =
$$
\frac{S}{L} \times 100
$$
 (eq. 4)

Where:

S is soft−switch period

L is one commutation period

SSWHIGH_F and SSWHIGH are for the maximum output duty−cycle defined by TAG_H and SSWLOW_F and SSWLOW are for the minimum output duty−cycle defined by TAG_L. All register have 4bits and Table 12 shows the adjustable values.

Table 12. SOFT−SWITCH PERIOD ADJUSTMENT

SSWHIGH F SSWLOW F SSWHIGH SSWLOW	S/L Ratio	SSWHIGH F SSWLOW F SSWHIGH SSWLOW	S/L Ratio
ŋ	2.9%	8	26.4%
1	5.9%	9	29.3%
2	8.8%	10	32.2%
3	11.7%	11	35.2%
4	14.6%	12	38.1%
5	17.6%	13	41.0%
6	20.5%	14	43.9%
7	23.4%	15	46.9%

Once these registers are set, the ratio of soft−switch in other speed settings is as shown in Figure 13.

Figure 13. The Relationship between Soft−Switch and Speed

FG Output

FG signal output is decided by the Hall signal cross point. The relationship between motor speed and FG frequency in the state "TACHSEL $= 0$ " represents the following equation.

$$
f_{FG}[Hz] = \frac{N}{60} \times \frac{p}{2}
$$
 (eq. 5)

Where N: Motor speed [rpm] and p: Number of Pole

Figure 14 shows the timing chart of the hall sensor output and the FG output.

Output signal in FG pin can be selected by setting the register "TACHSEL" as shown in Table 13 and Figure 15.

Figure 15. FG Signal vs. TACHSEL Setting

When TACHSEL is set to 1 or 2, FG signal starts from LOW in POR regardless of rotor position as shown in Figure 16. Note that in some cases FG signal cannot keep the 50% duty−cycle when the rotation restarts from the stop or the rotation speed changes suddenly as shown in Figure 17.

Figure 16. FG State by TACHSEL Setting

Lead−Angle Setting

In the output, the output current delays from the output voltage because of the inductance of motor coil. The output current which flows in a motor coil generates torque for the motor and the torque is maximized by the synchronization of output current with the BEMF phase. Therefore, this delay decreases an efficiency of motor rotation. It is generally increased in proportion to the rotational speed.

The LV8314C can cancel the delay by earlier commutation than the Hall sensor signal as shown in Figure 18. This phase adjustment is called the "lead−angle".

In Figure 18, when the output voltage VOUT1 and the output current IOUT1 in black are changed to the waveform in red after the lead−angle adjustment and it is the most optimum commutation timing.

The relationship between output duty−cycle and lead−angle is shown in Figure 19. The optimum lead−angle will vary by the motor characteristics so it is necessary to adjust the lead−angle based on the motor in use.

Figure 19. Lead−angle Curve Image

duty−cycle (TAG_L) by "DLDEG_H" and "DLDEG_L" individually. These parameters have 4 bits. The direction of lead−angle is defined by the MSB bit of "DLDEG_H" and "DLDEG_L". When they are set to "0", the direction of lead−angle is the behind, it means the output voltage commutation is slower than the Hall sensor signal. When they are set to "1", the direction is the advance, it means the output voltage commutation is earlier than the Hall sensor signal, that is, the output voltage commutation is earlier than the Hall sensor signal. The adjustable range and the resolution are determined by "DL_RESO" setting as shown in Table 14.

Table 14. LEAD−ANGLE ADJUSTMENT

DL RESO	Lead-Angle Resolution	Range of Lead-Angle
	0.70°	$0 - 10.5^{\circ}$
	0.35°	$0 - 5.25^{\circ}$

The lead−angles are expressed in the following equations.

$$
L_{\text{max}} = \text{Res} \times \text{DLDEG}_{H} \text{[deg]}
$$
 (eq. 6)

$$
L_{\min} = \text{Res} \times \text{DLDEG}_{L} \text{[deg]}
$$
 (eq. 7)

where:

Lmax: lead−angle at maximum target output duty−cycle (TAG_H)

The LV8314C can set the lead−angle at maximum target output duty−cycle (TAG_H) and at minimum target output Lmin: lead−angle at minimum target output duty−cycle (TAG_L)

Res: The resolution of lead−angle defined by "DL_RESO"

Once DLDEG_H and DLDEG_L are set, the lead−angle in other output duty−cycle is set to interpolated and extrapolated value according to the output duty−cycle, even though the output duty–cycle is defined by $\text{FULL} = 1$.

Protections

The LV8314C has the following protection functions.

- TSD (Thermal Shut Down)
- UVLO (Under Voltage Lock Out)
- Lock protection
- CLM (Current Limiter)
- OCP (Over Current Protection)

When the TSD, OCP or Lock protection works, all of the internal FETs are turned off. When UVLO or CLM works, the output PWM is off and the motor goes to re−circulation mode with asynchronous operation.

Thermal Shutdown Protection (TSD)

When LV8314C junction temperature rises to 180°C, TSD will activate and turns off high−side and low−side Power FET. Therefore, OUT1 and OUT2 will become high impedance and the coil current will shut off. When it falls under 140°C, TSD will is deactivated and motor will start to rotate.

Under Voltage Lock Out (UVLO)

When VCC voltage goes to low level (3.4 V(typ)), UVLO will active and stop the motor. VCC voltage is recovered to above detection voltage (3.4 V(typ)) plus hysteresis voltage (0.2 V(typ)).

The TRUTH TABLE of Operating State with UVLO is as shown in Table 15.

Table 15. UVLO TRUTH TABLE

Lock Detection and Lock Protection

When the motor is locked, the heat is continuously generated because the LV8314C keeps trying to rotate the motor.

The lock protection works to prevent such a heat generation by turning OUT1 and OUT2 into high impedance and shutting off the motor current. When a motor is locked in the steady rotation mode and the LV8314C doesn't detect the FG edge for more than 0.3 s which is equivalent to 50 rpm, the lock protection works (Figure 20).

The lock protection signal can be output from FG pin by setting the register "TACHSEL". In this mode, the RD signal goes to "High", though it is "Low" at motor starts when "RD_INV" is sets to 0. Table 16 shows the behavior of RD signal.

When the motor restarts and IC detects 4 phase changes at least (depends on rotation speed), the RD signal goes to "Low".

Table 16. RD SIGNAL

Figure 20. Timing Chart of the Lock Protection

Figure 21. The Relationship between Protection Time and the Number of Protection Times

Figure 21 shows the relationship between protection period and the number of protection times. The 1st to 4th protection period take 3.5 s and 5th and subsequent protection period takes 14 s.

After the period of motor lock protection, the LV8314C tries to rotate the motor and stand−by for FG edge for a certain period defined by "LOCK_DET" as shown in Table 17.

To reset the lock protection mode, low duty−cycle to set output PWM duty below 5% must be applied to the PWM input signal. To retry the motor rotation, proper duty−cycle must be applied to the PWM input signal.

These protection periods and the number of protection times are applied in accordance with the internal counter. If the duty−cycle to set output PWM duty below 5% is input during lock protection period, the lock protection counter will keep to count the protection period and the protection state is not changed. Figure [22](#page-19-0) shows this counter behavior.

When input duty-cycle sets the output duty-cycle below 5 % during lock protection term and then the input sets again to the positive % during the same term, lock protection counter works continuously

input sets again to the positive % during the same term, lock protection counter works continuously

Figure 22. Lock Protection Counter Continues During Lock Protection Period

The lock protection period is changed by the condition of output signal. If the duty−cycle to set output PWM duty below 5% is input and the output signals are disappeared during the restart period in lock protection period, the

counter is reset and the lock protection counter will activate from the initial state starting from PWM Pos−Edge and the protection period will start from 1st time as shown in Figure [23](#page-20-0) and Figure [24](#page-20-0).

Figure 23. Lock Protection Counter Reset During Motor Restart after 3.5 s Lock Protection Period

Figure 24. Lock Protection Counter Reset During Motor Restart after 14 s Lock Protection Period

Current Limiter (CLM)

When the coil current becomes large, CLM will activate and then output will be in the re−circulation state. The current is monitored by RF pin and the threshold can be selectable by "CL_LVL" as shown in Table 18.

Table 18. CLM THRESHOLD LEVEL

While CLM is active, synchronous rectification of the output becomes disabled. "OCP_MASK" sets the masking time to ignore upper and lower FET's reverse recovery. Table 19 shows the mask time.

Table 19. CLM MASK TIME

Overcurrent Protection (OCP)

OCP monitors the coil current by RF pin and if it becomes larger than 150 mV even if CLM is activated, OCP works to prevent the device or motor from breakdown. OCP operation is to turn OUT1 and OUT2 into high impedance and to shut off the motor current.

This function has also the mask time same as CLM function shown in Table [19.](#page-20-0)

Register called "OCP_LAT_CLR" allows to select behavior when OCP is activated. One is to keep the motor

stopped until the next power on sequence, and the other one is to activate Lock protection mode.

Nonvolatile Memory

The LV8314C has internal nonvolatile memory which can store register values which define various parameters and settings. The stored register values will be reloaded at POR shown as Figure 25.

The LV8314C Evaluation kit can support NVM programming. For the detail, please see the EVK user guide "EVBUM2735−D".

Figure 25. Image of the Internal Register and Nonvolatile Memory

SPI Communication

The LV8314C allows SPI communication. Through provided the Evaluation kit, various parameter registers can be accessed. For the detail, please see EVK user guide "EVBUM2735−D".

REGISTER MAP

Register Map

Internal register map can be classified into four types as shown in Table 20.

Read Only

Read/Write, User defined registers to be written to nonvolatile memory

Read/Write

Write only (Auto clear)

Table 20. GENERIC STRADDLE TABLE

Registers in the black cells do not exist. Therefore, these registers cannot be written and the read values are always zero. The bits with numeric values (0 or 1) must remain as−is.

There are some register addresses which contain both the bits stored in NVM and the bits not stored in NVM. Confirm the bit types to save the data to NVM.

Register Description

Table 21. REGISTER ADDRESS 0x0000−0x0005 Register Description 1

Function	Address	Bits	Register Name	Description
Fixed register 1	0x0000	[7:0]		Data of 0xAA are stored. (Read only)
Fixed register 2	0x0001	$[7:0]$		Data of 0x55 are stored. (Read only)
Enable re-calculation	0x0002	$[1]$	RECALC EN	This register enable re-calculation of Speed/ Lead Angle/Soft SW setting. 0: Disable 1: Enable
Register re-loading (memory to register)	0x0002	[0]	RELOAD EN	This register enables data reloading from NVM. 0: Disable 1: Enable
Register re-loading (memory to register)	0x0003	[0]	RELOAD	When this bit is set to 1, data reloading from NVM is executed while RELOAD EN is set to 1. This register is auto clear type.
Trigger of re-calculation	0x0004	[0]	RECALC	When this bit is set to 1, re-calculation of Speed/ Lead Angle/Soft SW setting is executed while RECALC EN is set to 1. This register is auto clear type.
Device ID	0x0005	[7:0]	ID NUMBER	Data of device ID are stored. (Read only)

Table 22. REGISTER ADDRESS 0x0100−0x0109 Register Description 2

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

- 2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W−.

DIMENSIONS: MILLIMETERS ON Semiconductor and lift are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor owns the rights to a number of pat specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer
application by customer's technical exp in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized
application, Buyer shall indemnify and ho claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This
literature is subject to all applicable copyrigh

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT North American Technical Support:

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative