

S-8244 Series

BATTERY PROTECTION IC FOR 1-SERIAL TO 4-SERIAL-CELL PACK (SECONDARY PROTECTION)

www.ablic.com

© ABLIC Inc., 2003-2020

Rev.7.1 00

The S-8244 Series is used for secondary protection of lithium-ion batteries with from one to four cells, and incorporates a high-precision voltage detector circuit and a delay circuit. Short-circuiting between cells makes it possible for serial connection of one to four cells.

Features

(1) Internal high-precision voltage detector	circuit			
Overcharge detection voltage range:	3.700 V to 4.550 V: Accuracy of \pm 25 mV (at +25°C)			
	(at a 5 mV/step) Accuracy of \pm 50 mV (at –40°C to +85°C)			
Hysteresis:	5 types			
	0.38 ± 0.1 V, 0.25 ± 0.07 V, 0.13 ± 0.04 V, 0.045 ± 0.02 V, None			
(2) High-withstand voltage:	Absolute maximum rating: 26 V			
(3) Wide operating voltage range:	3.6 V to 24 V (refers to the range in which the delay circuit can operate			
	normally after overvoltage is detected)			
(4) Delay time during detection:	Can be set by an external capacitor.			
(5) Low current consumption:	At 3.5 V for each cell: 3.0 μA max. (+25°C)			
	At 2.3 V for each cell: 2.4 μA max. (+25°C)			
(6) Output logic and form:	5 types			
	CMOS output active "H"			
	CMOS output active "L"			
	Pch open drain output active "L"			
	Nch open drain output active "H"			
	Nch open drain output active "L"			
	(CMOS / Nch open drain output for 0.045 V hysteresis models)			

(7) Lead-free (Sn 100%), halogen-free


Applications

• Lithium ion rechargeable battery packs (secondary protection)

Packages

- SNT-8A
- TMSOP-8

Block Diagram




Remark In the case of Nch open-drain output, only the Nch transistor will be connected to the CO pin.

In the case of Pch open-drain output, only the Pch transistor will be connected to the CO pin.

Figure 1

Product Name Structure

1. Product Name



- ***1.** Refer to the tape drawing.
- *2. Refer to "3. Product Name List".

2. Packages

Deekere neme	Drawing code					
Package name	Package	Таре	Reel	Land		
SNT-8A	PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD		
TMSOP-8	FM008-A-P-SD	FM008-A-C-SD	FM008-A-R-SD	-		

3. Product Name List

(1) SNT-8A

Table 1					
Product name	Overcharge detection voltage [Vcu]	Overcharge hysteresis voltage [V _{CD}]	Output logic and form		
S-8244AAAPH-CEATFU	$4.450 \pm 0.025 \text{ V}$	$0.38\pm0.1~\text{V}$	CMOS output active "H"		
S-8244AABPH-CEBTFU	$4.200 \pm 0.025 \text{ V}$	0 V	Nch open drain output active "H"		
S-8244AADPH-CEDTFU	$4.200 \pm 0.025 \text{ V}$	0 V	Pch open drain output active "L"		
S-8244AAFPH-CEFTFU	$4.350 \pm 0.025 \text{ V}$	$0.045\pm0.02~\text{V}$	CMOS output active "H"		
S-8244AAGPH-CEGTFU	$4.450 \pm 0.025 \text{ V}$	$0.045\pm0.02~\text{V}$	CMOS output active "H"		
S-8244AAJPH-CEJTFU	$4.500 \pm 0.025 \text{ V}$	$0.38\pm0.1~\text{V}$	CMOS output active "H"		
S-8244AASPH-CESTFU	$4.350 \pm 0.025 \text{ V}$	$0.38\pm0.1~\text{V}$	CMOS output active "H"		
S-8244AATPH-CETTFU	$4.200 \pm 0.025 \ V$	$0.25 \pm 0.07 \; V$	CMOS output active "H"		
S-8244AAVPH-CEVTFU	$4.275 \pm 0.025 \text{ V}$	$0.045\pm0.02~\text{V}$	CMOS output active "H"		
S-8244AAYPH-CEYTFU	$4.300 \pm 0.025 \text{ V}$	$0.25 \pm 0.07 \; V$	CMOS output active "H"		
S-8244AAZPH-CEZTFU	$4.280 \pm 0.025 \text{ V}$	$0.25\pm0.07~\text{V}$	CMOS output active "H"		
S-8244ABBPH-CFBTFU	$4.380 \pm 0.025 \text{ V}$	$0.25\pm0.07~\text{V}$	CMOS output active "H"		
S-8244ABDPH-CFDTFU	4.150 ± 0.025 V	$0.045 \pm 0.02 \text{ V}$	CMOS output active "L"		
S-8244ABEPH-CFETFU	$4.215 \pm 0.025 \text{ V}$	0 V	Nch open drain output active "L"		
S-8244ABHPH-CFHTFU	4.280 ± 0.025 V	$0.045 \pm 0.02 \text{ V}$	CMOS output active "H"		
S-8244ABMPH-CFMTFU	$4.100 \pm 0.025 \text{ V}$	$0.25\pm0.07~\text{V}$	CMOS output active "H"		
S-8244ABOPH-CFOTFU	$4.550 \pm 0.025 \ V$	$0.38\pm0.1~\text{V}$	CMOS output active "H"		

Remark Please contact our sales representatives for products other than the above.

(2) TMSOP-8

		Table 2	
Product name	Overcharge detection voltage [Vcu]	Overcharge hysteresis voltage [V _{CD}]	Output logic and form
S-8244AAAFM-CEAT2U	$4.450 \pm 0.025 \text{ V}$	$0.38\pm0.1~V$	CMOS output active "H"
S-8244AABFM-CEBT2U	$4.200 \pm 0.025 \text{ V}$	0 V	Nch open drain output active "H"
S-8244AACFM-CECT2U	4.115 ± 0.025 V	0.13 ± 0.04 V	CMOS output active "H"
S-8244AAFFM-CEFT2U	$4.350 \pm 0.025 \text{ V}$	$0.045 \pm 0.02 \text{ V}$	CMOS output active "H"
S-8244AAGFM-CEGT2U	$4.450 \pm 0.025 \text{ V}$	$0.045 \pm 0.02 \text{ V}$	CMOS output active "H"
S-8244AAHFM-CEHT2U	$4.300 \pm 0.025 \text{ V}$	$0.25 \pm 0.07 \; V$	CMOS output active "H"
S-8244AAIFM-CEIT2U	$4.400 \pm 0.025 \text{ V}$	$0.045 \pm 0.02 \text{ V}$	CMOS output active "H"
S-8244AAJFM-CEJT2U	$4.500 \pm 0.025 \text{ V}$	0.38 ± 0.1 V	CMOS output active "H"
S-8244AALFM-CELT2U	4.350 ± 0.025 V	$0.25 \pm 0.07 \text{ V}$	CMOS output active "H"
S-8244AANFM-CENT2U	4.150 ± 0.025 V	$0.25 \pm 0.07 \text{ V}$	CMOS output active "H"
S-8244AAOFM-CEOT2U	4.250 ± 0.025 V	$0.25 \pm 0.07 \text{ V}$	CMOS output active "H"
S-8244AAPFM-CEPT2U	4.050 ± 0.025 V	$0.25 \pm 0.07 \text{ V}$	CMOS output active "H"
S-8244AAQFM-CEQT2U	4.150 ± 0.025 V	0 V	Nch open drain output active "H"
S-8244AATFM-CETT2U	$4.200 \pm 0.025 \text{ V}$	$0.25 \pm 0.07 \; V$	CMOS output active "H"
S-8244AAUFM-CEUT2U	$3.825 \pm 0.025 \text{ V}$	$0.25 \pm 0.07 \; V$	CMOS output active "H"
S-8244AAVFM-CEVT2U	$4.275 \pm 0.025 \text{ V}$	$0.045 \pm 0.02 \text{ V}$	CMOS output active "H"
S-8244AAXFM-CEXT2U	$4.025 \pm 0.025 \text{ V}$	$0.25 \pm 0.07 \; V$	CMOS output active "H"
S-8244ABAFM-CFAT2U	$4.220 \pm 0.025 \text{ V}$	$0.045 \pm 0.02 \text{ V}$	CMOS output active "H"
S-8244ABCFM-CFCT2U	3.750 ± 0.025 V	$0.25 \pm 0.07 \; V$	CMOS output active "H"
S-8244ABGFM-CFGT2U	$4.225 \pm 0.025 \text{ V}$	$0.045 \pm 0.02 \text{ V}$	Nch open drain output active "L"
S-8244ABIFM-CFIT2U	$4.100 \pm 0.025 \text{ V}$	0 V	Nch open drain output active "L"
S-8244ABJFM-CFJT2U	$4.325 \pm 0.025 \text{ V}$	$0.045 \pm 0.02 \text{ V}$	Nch open drain output active "L"
S-8244ABKFM-CFKT2U	4.175 ± 0.025 V	0 V	Nch open drain output active "L"
S-8244ABNFM-CFNT2U	$4.225 \pm 0.025 \text{ V}$	$0.38\pm0.1~\text{V}$	Nch open drain output active "L"
S-8244ABPFM-CFPT2U	$4.350 \pm 0.025 \text{ V}$	$0.38\pm0.1~\text{V}$	Nch open drain output active "L"

Remark Please contact our sales representatives for products other than the above.

Pin Configurations




Table 3					
Pin No.	Symbol	Description			
1	CO	FET gate connection pin for charge control			
2	ICT	Capacitor connection pin for overcharge detection delay			
3	VSS	Input pin for negative power supply, Connection pin for battery 4's negative voltage			
4	VC3	Connection pin for battery 3's negative voltage, Connection pin for battery 4's positive voltage			
5	VC2	Connection pin for battery 2's negative voltage, Connection pin for battery 3's positive voltage			
6	VC1	Connection pin for battery 1's negative voltage, Connection pin for battery 2's positive voltage			
7	SENSE	Connection pin for battery 1's positive voltage			
8	VCC	Input pin for positive power supply			

Figure 2




	Table 4					
Pin No.	Symbol	Description				
1	VCC	Input pin for positive power supply				
2	SENSE	Connection pin for battery 1's positive voltage				
3	VC1	Connection pin for battery 1's negative voltage, Connection pin for battery 2's positive voltage				
4	VC2	Connection pin for battery 2's negative voltage, Connection pin for battery 3's positive voltage				
5	VC3	Connection pin for battery 3's negative voltage, Connection pin for battery 4's positive voltage				
6	VSS	Input pin for negative power supply, Connection pin for battery 4's negative voltage				
7	ICT	Capacitor connection pin for overcharge detection delay				
8	CO	FET gate connection pin for charge control				

Figure 3

Absolute Maximum Ratings

		Та	ble 5		
				(Ta = 25°C unless otherwise	specified)
	Item	Symbol	Applied pin	Absolute maximum rating	Unit
Input voltage b	etween VCC and VSS	V _{DS}	VCC	V_{SS} –0.3 to V_{SS} +26	V
Delay capacito	r connection pin voltage	VICT	ICT	V_{SS} –0.3 to V_{CC} +0.3	V
Input pin voltag	le	V _{IN}	SENSE, VC1, VC2, VC3	^I , V _{SS} –0.3 to V _{CC} +0.3	
	(CMOS output)			V_{SS} –0.3 to V_{CC} +0.3	V
CO output pin	(Nch open drain output)	Vco	CO	V _{SS} –0.3 to 26	V
voltage	(Pch open drain output)			V_{CC} –26 to V_{CC} +0.3	V
Power	SNT-8A			450* ¹	mW
dissipation TMSOP-8		PD	—	650* ¹	mW
Operating amb	ating ambient temperature T _{opr} — -40 to +85		-40 to +85	°C	
Storage temperature		T _{stg}	_	-40 to +125	°C

*1. When mounted on board

[Mounted board]

(1) Board size : 114.3 mm \times 76.2 mm \times t1.6 mm

(2) Name : JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 4 Power Dissipation of Package (When Mounted on Board)

Electrical Characteristics

		Table 6		(*	Ta = 25 °(Cunless	otherwise	specified)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test condition	Test circuit
DETECTION VOLTAGE								
Overcharge detection voltage 1 *1	V _{CU1}	3.7 V to 4.55 V Adjustment	V _{CU1} -0.025	V _{CU1}	V _{CU1} +0.025	V	1	1
Overcharge detection voltage 2 *1	V _{CU2}	3.7 V to 4.55 V Adjustment	V _{CU2} -0.025	V _{CU2}	V _{CU2} +0.025	V	2	1
Overcharge detection voltage 3 *1	Vcu3	3.7 V to 4.55 V Adjustment	V _{CU3} –0.025	Vсиз	V _{CU3} +0.025	V	3	1
Overcharge detection voltage 4 *1	V _{CU4}	3.7 V to 4.55 V Adjustment	V _{CU4} -0.025	V _{CU4}	V _{CU4} +0.025	V	4	1
Overcharge hysteresis voltage 1 *2	V _{CD1}	—	0.28	0.38	0.48	V	1	1
Overcharge hysteresis voltage 2 *2	V _{CD2}	_	0.28	0.38	0.48	V	2	1
Overcharge hysteresis voltage 3 *2	V _{CD3}	_	0.28	0.38	0.48	V	3	1
Overcharge hysteresis voltage 4 *2	V _{CD4}	_	0.28	0.38	0.48	V	4	1
Detection voltage temperature coefficient * ³	TCOE	Ta = −40°C to +85°C*4	-0.4	0.0	+0.4	mV/°C	_	_
DELAY TIME								
Overcharge detection delay time	tcu	C = 0.1 μF	1.0	1.5	2.0	S	5	2
OPERATING VOLTAGE								
Operating voltage between VCC and VSS *5	Vdsop	—	3.6	_	24	V	_	_
CURRENT CONSUMPTION								
Current consumption during normal operation	IOPE	V1 = V2 = V3 = V4 = 3.5 V	_	1.5	3.0	μΑ	6	3
Current consumption at power down	Ipdn	V1 = V2 = V3 = V4 = 2.3 V		1.2	2.4	μA	6	3
VC1 sink current	Ivc1	V1 = V2 = V3 = V4 = 3.5 V	-0.3	_	0.3	μA	6	3
VC2 sink current	Ivc2	V1 = V2 = V3 = V4 = 3.5 V	-0.3	_	0.3	μA	6	3
VC3 sink current	Іусз	V1 = V2 = V3 = V4 = 3.5 V	-0.3	_	0.3	μA	6	3
OUTPUT VOLTAGE ^{*6}	-							
CO "H" voltage	V _{CO(H)}	at Ι _{ουτ} = 10 μΑ	V _{CC} -0.05	_	_	V	7	4
CO "L" voltage	V _{CO(L)}	at Ι _{ουτ} = 10 μΑ	_	_	V _{SS} +0.05	V	7	4

Table 6

*1. \pm 50 mV when Ta = -40°C to +85°C.

*2. 0.25 ± 0.07 V, 0.13 ± 0.04 V, 0.045 ± 0.02 V except for 0.38 V hysteresis models.

***3.** Overcharge detection voltage or overcharge hysteresis voltage.

*4. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

*5. After detecting the overcharge, the delay circuit operates normally in the range of operating voltage.

*6. Output logic and CMOS or open drain output can be selected.

Test Circuits

(1) Test Condition 1, Test Circuit 1

Set switches 1 and 2 to OFF for CMOS output product. Set switch 1 to ON and switch 2 to OFF for Nch open drain product. Set switch 1 to OFF and switch 2 to ON for Pch open drain product.

• Product with CMOS output active "H", Nch open drain output active "H"

The overcharge detection voltage 1 (V_{CU1}) is a voltage at V1; when the CO pin's voltage is set to "H" by increasing V1 gradually, after setting V1 = V2 = V3 = V4 = 3.5 V. After that, gradually decreasing V1's voltage to set CO = "L", and the difference of this V1's voltage and V_{CU1} is the overcharge hysteresis voltage 1 (V_{CD1}).

• Product with CMOS output active "L", Nch open drain output active "L", Pch open drain output active "L"

The overcharge detection voltage 1 (V_{CU1}) is a voltage at V1; when the CO pin's voltage is set to "L" by increasing V1 gradually, after setting V1 = V2 = V3 = V4 = 3.5 V. After that, gradually decreasing V1's voltage to set CO = "H", and the difference of this V1's voltage and V_{CU1} is the overcharge hysteresis voltage 1 (V_{CD1}).

(2) Test Condition 2, Test Circuit 1

Set switches 1 and 2 to OFF for CMOS output product. Set switch 1 to ON and switch 2 to OFF for Nch open drain product. Set switch 1 to OFF and switch 2 to ON for Pch open drain product.

• Product with CMOS output active "H", Nch open drain output active "H"

The overcharge detection voltage 2 (V_{CU2}) is a voltage at V2; when the CO pin's voltage is set to "H" by increasing V2 gradually, after setting V1 = V2 = V3 = V4 = 3.5 V. After that, gradually decreasing V2's voltage to set CO = "L", and the difference of this V2's voltage and V_{CU2} is the overcharge hysteresis voltage 2 (V_{CD2}).

• Product with CMOS output active "L", Nch open drain output active "L", Pch open drain output active "L"

The overcharge detection voltage 2 (V_{CU2}) is a voltage at V2; when the CO pin's voltage is set to "L" by increasing V2 gradually, after setting V1 = V2 = V3 = V4 = 3.5 V. After that, gradually decreasing V2's voltage to set CO = "H", and the difference of this V2's voltage and V_{CU2} is the overcharge hysteresis voltage 2 (V_{CD2}).

(3) Test Condition 3, Test Circuit 1

Set switches 1 and 2 to OFF for CMOS output product. Set switch 1 to ON and switch 2 to OFF for Nch open drain product. Set switch 1 to OFF and switch 2 to ON for Pch open drain product.

• Product with CMOS output active "H", Nch open drain output active "H"

The overcharge detection voltage 3 (V_{CU3}) is a voltage at V3; when the CO pin's voltage is set to "H" by increasing V3 gradually, after setting V1 = V2 = V3 = V4 = 3.5 V. After that, gradually decreasing V3's voltage to set CO = "L", and the difference of this V3's voltage and V_{CU3} is the overcharge hysteresis voltage 3 (V_{CD3}).

• Product with CMOS output active "L", Nch open drain output active "L", Pch open drain output active "L"

The overcharge detection voltage 3 (V_{CU3}) is a voltage at V3; when the CO pin's voltage is set to "L" by increasing V3 gradually, after setting V1 = V2 = V3 = V4 = 3.5 V. After that, gradually decreasing V3's voltage to set CO = "H", and the difference of this V3's voltage and V_{CU3} is the overcharge hysteresis voltage 3 (V_{CD3}).

(4) Test Condition 4, Test Circuit 1

Set switches 1 and 2 to OFF for CMOS output product. Set switch 1 to ON and switch 2 to OFF for Nch open drain product. Set switch 1 to OFF and switch 2 to ON for Pch open drain product.

• Product with CMOS output active "H", Nch open drain output active "H"

The overcharge detection voltage 4 (V_{CU4}) is a voltage at V4; when the CO pin's voltage is set to "H" by increasing V4 gradually, after setting V1 = V2 = V3 = V4 = 3.5 V. After that, gradually decreasing V4's voltage to set CO = "L", and the difference of this V4's voltage and V_{CU4} is the overcharge hysteresis voltage 4 (V_{CD4}).

• Product with CMOS output active "L", Nch open drain output active "L", Pch open drain output active "L"

The overcharge detection voltage 4 (V_{CU4}) is a voltage at V4; when the CO pin's voltage is set to "L" by increasing V4 gradually, after setting V1 = V2 = V3 = V4 = 3.5 V. After that, gradually decreasing V4's voltage to set CO = "H", and the difference of this V4's voltage and V_{CU4} is the overcharge hysteresis voltage 4 (V_{CD4}).

(5) Test Condition 5, Test Circuit 2

Set switches 1 and 2 to OFF for CMOS output product. Set switch 1 to ON and switch 2 to OFF for Nch open drain product. Set switch 1 to OFF and switch 2 to ON for Pch open drain product.

• Product with CMOS output active "H", Nch open drain output active "H"

Rise V1 to 4.7 V momentarily within 10 μ s after setting V1 = V2 = V3 = V4 = 3.5 V. The period from V1 having reached 4.7 V to CO = "H" is the overcharge detection delay time (t_{CU}).

• Product with CMOS output active "L", Nch open drain output active "L", Pch open drain output active "L"

Rise V1 to 4.7 V momentarily within 10 μ s after setting V1 = V2 = V3 = V4 = 3.5 V. The period from V1 having reached 4.7 V to CO = "L" is the overcharge detection delay time (t_{CU}).

(6) Test Condition 6, Test Circuit 3

Measure current consumption (I1) setting V1 = V2 = V3 = V4 = 2.3 V. This I1 is current consumption at power-down (I_{PDN}).

Measure current consumption (I1) setting V1 = V2 = V3 = V4 = 3.5 V. This I1 is current consumption during normal operation (I_{OPE}), I2 is the VC1 sink current (I_{VC1}), I3 is the VC2 sink current (I_{VC2}), I4 is the VC3 sink current (I_{VC3}).

(7) Test Condition 7, Test Circuit 4

Measure setting switch 1 to OFF and switch 2 to ON.

• Product with CMOS output active "H"

Decrease V6 from V_{CC} gradually after setting V1 = V2 = V3 = V4 = 4.6 V, the V6's voltage when flowing I2 = -10μ A is the V_{CO(H)} voltage. Increase V6 from 0 V gradually after setting V1 = V2 = V3 = V4 = 3.5 V, the V6's voltage when flowing I2 = 10μ A is the V_{CO(L)} voltage.

• Product with CMOS output active "L"

Decrease V6 from V_{CC} gradually after setting V1 = V2 = V3 = V4 = 3.5 V, the V6's voltage when flowing I2 = -10μ A is the V_{CO(H)} voltage. Increase V6 from 0 V gradually after setting V1 = V2 = V3 = V4 = 4.6 V, the V6's voltage when flowing I2 = 10μ A is the V_{CO(L)} voltage.

• Product with Pch open drain output active "L"


Decrease V6 from V_{CC} gradually after setting V1 = V2 = V3 = V4 = 3.5 V, the V6's voltage when flowing I2 = -10μ A is the V_{CO(H)} voltage.

• Product with Nch open drain output active "H"


Increase V6 from 0 V gradually after setting V1 = V2 = V3 = V4 = 3.5 V, the V6's voltage when flowing I2 = 10 μ A is the V_{CO(L)} voltage.


· Product with Nch open drain output active "L"

Increase V6 from 0 V gradually after setting V1 = V2 = V3 = V4 = 4.6 V, the V6's voltage when flowing I2 = 10 μ A is the V_{CO(L)} voltage.



Test Circuit 1





Test Circuit 2

۹ sw1

 \cap

SW2

 $10 \ \text{M}\Omega$

Test Circuit 3

Test Circuit 4

Figure 5

Operation

Remark Refer to " **Battery Protection IC Connection Example**".

1. Overcharge Detection

• Product with CMOS output active "H", Nch open drain output active "H"

During charging in the normal status, the voltage of one of the batteries exceeds overcharge detection voltage (V_{CU}), and this status is maintained for overcharge detection delay time (t_{CU}) or longer, CO gets "H". This is overcharge status. Connecting a FET to the CO pin enables charge-control and the second protect. In this case, the IC maintains the overcharge status until the voltage of each of the batteries decreases, to the overcharge hysteresis voltage (V_{CD}) from the overcharge detection voltage (V_{CU}).

• Product with CMOS output active "L", Nch open drain output active "L", Pch open drain output active "L"

During charging in the normal status, the voltage of one of the batteries exceeds overcharge detection voltage (V_{CU}), and this status is maintained for overcharge detection delay time (t_{CU}) or longer, CO gets "L". This is overcharge status. Connecting a FET to the CO pin enables charge-control and the second protect.

In this case, the IC maintains the overcharge status until the voltage of each of the batteries decreases, to the overcharge hysteresis voltage (V_{CD}) from the overcharge detection voltage (V_{CU}).

2. Delay Circuit

The delay circuit rapidly charges the capacitor connected to the delay capacitor connection pin up to a specified voltage when the voltage of one of the batteries exceeds the overcharge detection voltage (V_{CU}). Then, the delay circuit gradually discharges the capacitor at 100 nA and inverts the CO output when the voltage at the delay capacitor connection pin goes below a specified level. Overcharge detection delay time (t_{CU}) varies depending upon the external capacitor.

Each delay time is calculated using the following equation.

$$\label{eq:min.typ.Max.tcu[s]} \begin{split} & \text{Min. Typ. Max.} \\ & t_{\text{CU}}[s] = \text{Delay Coefficient (10, 15, 20)} \times C_{\text{ICT}} \left[\mu F \right] \end{split}$$

Because the delay capacitor is rapidly charged, the smaller the capacitance, the larger the difference between the maximum voltage and the specified value of delay capacitor pin (ICT pin). This will cause a deviation between the calculated delay time and the resultant delay time. Also, delay time is internally set in this IC to prevent the CO output from inverting until the charge to delay capacitor pin is reached to the specified voltage. If large capacitance is used, output may be enabled without delay time because charge is disabled within the internal delay time.

Please note that the maximum capacitance connected to the delay capacitor pin (ICT pin) is 1 µF.

Timing Chart




Figure 6

Battery Protection IC Connection Example

(1) Connection Example 1




Figure 7

Symbol	Min.	Тур.	Max.	Unit
R1 to R4	0	1 k	10 k	Ω
C1 to C4	0	0.1	1	μF
Rvcc	0	100	1 k	Ω
Cvcc	0	0.1	1	μF
Сіст	0	0.1	1	μF

 Table 7
 Constants for External Components 1

Caution1. The constants may be changed without notice.

2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation.

Perform thorough evaluation using the actual application to set the constants.

[For SCP, contact]

Global Sales & Marketing Division, Dexerials Corporation Gate City Osaki East Tower 8F, 1-11-2 Osaki, Shinagawa-ku, Tokyo, 141-0032, Japan TEL +81-3-5435-3946 Contact Us: http://www.dexerials.jp/en/

(2) Connection Example 2 (for 3-cells)




Figure	B
--------	---

Table 8 Constants for External Components 2						
Symbol	Min.	Тур.	Max.	Unit		
R1 to R3	0	1 k	10 k	Ω		
C1 to C3	0	0.1	1	μF		
Rvcc	0	100	1 k	Ω		
Cvcc	0	0.1	1	μF		
Сіст	0	0.1	1	μF		

Table 8 Constants for External Components 2

Caution1. The constants may be changed without notice.

2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation.

Perform thorough evaluation using the actual application to set the constants.

(3) Connection Example 3 (for 2-cells)




Figure	9
--------	---

	Symbol	Min.	Тур.	Max.	Unit
	R1, R2	0	1 k	10 k	Ω
	C1, C2	0	0.1	1	μF
	R _{VCC}	0	100	1 k	Ω
	C _{VCC}	0	0.1	1	μF
	CICT	0	0.1	1	μF

Table 9 Constants for External Components 3	
---	--

Caution1. The constants may be changed without notice.

2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation.

Perform thorough evaluation using the actual application to set the constants.

(4) Connection Example 4 (for 1-cell)




Figure	10
--------	----

Table 10 Constants for External Components 4				
Symbol	Min.	Тур.	Max.	Unit
R1	0	1 k	10 k	Ω
C1	0	0.1	1	μF
Rvcc	0	100	1 k	Ω
Cvcc	0	0.1	1	μF
Сіст	0	0.1	1	μF

Table 10	Constants for External Components 4
----------	--


Caution1. The constants may be changed without notice.

2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation.

Perform thorough evaluation using the actual application to set the constants.

Precautions

- This IC charges the delay capacitor through the delay capacitor pin (ICT pin) immediately when the voltage of one of batteries V1 to V4 reaches the overcharge voltage. Therefore, setting the resistor connected to the VCC pin to any value greater than the recommended level causes a reduction in the IC power supply voltage because of charge current of the delay capacitor. This may lead to a malfunction. Set up the resistor NOT to exceed the typical value. If you change the resistance, please consult us.
- DO not connect any of overcharged batteries. Even if only one overcharged battery is connected to this IC, the IC detects overcharge, then charge current flows to the delay capacitor through the parasitic diode between pins where the battery is not connected yet. This may lead to a malfunction. Please perform sufficient evaluation in the case of use. Depending on an application circuit, even when the fault charge battery is not contained, the connection turn of a battery may be restricted in order to prevent the output of CO detection pulse at the time of battery connection.




CMOS output active "H" and Nch open drain output active "H" products

- In this IC, the output logic of the CO pin is inverted after several milliseconds of internal delay if this IC is under the overcharge condition even ICT pin is either "Vss-short circuit," "Vcc-short circuit" or "Open" status.
- Any position from V1 to V4 can be used when applying this IC for a one to three-cell battery. However, be sure to short circuit between pins not in use (SENSE–VC1, VC1–VC2, VC2–VC3, or VC3–VSS).
- The application conditions for the input voltage, output voltage, and load current should not exceed the package power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any and all disputes arising out of or in connection with any infringement of the products including this IC upon patents owned by a third party.

Characteristics (Typical Data)

1. Detection Voltage vs. Temperature

Overcharge Detection Voltage vs. Temperature




2. Current Consumption vs. Temperature

S-8244AAAFN $V_{CC} = 14.0 V$ 3 2 l_{ope} [μΑ] 1 0 -40 -20 0 20 40 60 80 100 Ta [°C]

Current Consumption during Normal Operation vs. Temperature


3. Delay Time vs. Temperature


Overcharge Detection Delay Time vs. Temperature





Caution Please design all applications of the S-8244 Series with safety in mind.

Overcharge Release Voltage vs. Temperature













ABLIC Inc.









AB	LIC	Inc







Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.

The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.

- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.



2.4-2019.07