Configurable 5.0 A Step Down Converter - Transient Load Helper

The NCP6336BS is a synchronous buck converter optimized to supply the different sub systems of portable applications powered by one cell Li−Ion or three cell Alkaline/NiCd/NiMH batteries. The device is able to deliver up to 5.0 A, with programmable output voltage from 0.6 V to 1.4 V. It can share the same output rail with another DC−to−DC converter and works as a transient load helper. Operation at a 2.74 MHz switching frequency allows the use of small components. Synchronous rectification and automatic PWM/PFM transitions improve overall solution efficiency. The NCP6336BS is in a space saving, low profile 2.0 x 1.6 mm CSP−20 package.

Features

- Input Voltage Range from 2.3 V to 5.5 V: Battery and 5 V Rail Powered Applications
- Programmable Output Voltage: 0.6 V to 1.4 V in 6.25 mV Steps
- 2.74 MHz Switching Frequency with On Chip Oscillator
- Uses 330 nH Inductor and 47 µF Capacitors for Optimized Footprint and Solution Thickness
- PFM/PWM Operation for Optimum Increased Efficiency
- Low 35 µA Quiescent Current
- I ²C Control Interface with Interrupt and Dynamic Voltage Scaling Support
- Enable Pins, Power Good / Fail Signaling
- Thermal Protections and Temperature Management
- Transient Load Helper: Share the Same Rail with Another Rail
- Small 2.0 x 1.6 mm / 0.4 mm Pitch CSP Package
- These are Pb−Free Devices

Typical Applications

- Smartphones
- Webtablets

Figure 1. Typical Application Circuit

ON Semiconductor®

www.onsemi.com

Pb–Free indicator, G or microdot (•), may or may not be present

(Top View) *Optional

ORDERING INFORMATION

See detailed ordering and shipping information on page [28](#page-27-0) of this data sheet.

Figure 2. Simplified Block Diagram

Figure 3. Pin Out (Top View)

PIN FUNCTION DESCRIPTION

DC to DC CONVERTER

MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS, RECOMMENDED OPERATING RANGES and/or APPLICATION INFORMATION for Safe Operating parameters.

2. This device series contains ESD protection and passes the following ratings: Human Body Model (HBM) ± 2.5 kV per JEDEC standard: JESD22−A114.

Charged Device Model (CDM) ± 1250 V per JEDEC standard: JESD22−C101 Class IV 3. Latch up Current per JEDEC standard: JESD78 class II.

4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J−STD−020A.

OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Including de−ratings (Refer to the Application Information section of this document for further details)

6. The thermal shutdown set to 150 $^{\circ}$ C (typical) avoids potential irreversible damage on the device due to power dissipation.

7. The R_{θ JA} is dependent of the PCB heat dissipation. Board used to drive this data was a NCP6336EVB board. It is a multilayer board with 1−ounce internal power and ground planes and 2−ounce copper traces on top and bottom of the board.

8. The maximum power dissipation (P_D) is dependent by input voltage, maximum output current and external components selected.

$$
R_{\theta JA} = \frac{125 - T_A}{P_D}
$$

ELECTRICAL CHARACTERISTICS (Note [9](#page-5-0))

Min and Max Limits apply for $T_A = -40^\circ \text{C}$ to +85°C, AVIN = PVIN = 3.6 V and default configuration, unless otherwise specified. Typical values are referenced to $T_A = +25^{\circ}\text{C}$, AVIN = PVIN = 3.6 V and default configuration, unless otherwise specified.

DC to DC CONVERTER

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

[9.](#page-5-0) Refer to the Application Information section of this data sheet for more details.

[11](#page-5-0). Guaranteed by design and characterized.

[^{10.}](#page-5-0)Devices that use non−standard supply voltages which do not conform to the intent I2C bus system levels must relate their input levels to the V_{DD} voltage to which the pull−up resistors R_P are connected.

ELECTRICAL CHARACTERISTICS (Note 9)

Min and Max Limits apply for T_A = −40°C to +85°C, AVIN = PVIN = 3.6 V and default configuration, unless otherwise specified. Typical values are referenced to T_A = +25°C, AVIN = PVIN = 3.6 V and default configuration, unless otherwise specified.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

9. Refer to the Application Information section of this data sheet for more details.
10.Devices that use non–standard supply voltages which do not conform to the intent I²C bus system levels must relate their input leve to the V_{DD} voltage to which the pull−up resistors R_P are connected.
11. Guaranteed by design and characterized.

www.onsemi.com 7

TYPICAL OPERATING CHARACTERISTICS $AV_{IN} = PV_{IN} = 3.6 V$, $T_J = +25°C$, DCDC = 0.9 V, Ipeak = 6.8 A (Unless otherwise noted).

TYPICAL OPERATING CHARACTERISTICS

Figure 20. I^Q PFM vs VIN and Temperature Figure 21. I^Q PWM vs VIN and Temperature

 4.0

 V in (V)

 4.5

 5.0

 $\,0\,$

 2.5

 3.0

 $3,5$

 5.5

TYPICAL OPERATING CHARACTERISTICS

Figure 27. Transient Load 0.2 to 1.5 A − Single Shot Transient Line 3.9 to 3.3 V − Auto Mode

Figure 29. Transient Load 0.01 to 1.3 A − Multi Shot Transient Line 3.9 to 3.3 V − Auto Mode

Figure 31. Transient Load 4 to 5.5 A − Single Shot Auto Mode

Figure 28. Transient Load 0.2 to 1.5 A − Single Shot Transient Line 3.3 to 3.9 V − Auto Mode

Figure 30. Transient Load 0.1 to 1.4 A − Multi Shot Transient Line 3.9 to 3.3 V − PWM Mode

DETAILED OPERATING DESCRIPTION

Detailed Descriptions

The NCP6336BS is a voltage mode stand−alone synchronous DC to DC converter optimized to supply different sub systems of portable applications powered by one cell Li−Ion or three cells Alkaline/NiCd/NiMh. The IC can deliver up to 5 A at an I^2C selectable voltage ranging from 0.6 V to 1.5 V. It can share the same output rail with another DC to DC converter and works as a transient load helper without sinking current on shared rail. A 2.74 MHz switching frequency allows the use of smaller output filter components. Synchronous rectification and automatic PWM/PFM transitions improve overall solution efficiency. Forced PWM is also configurable. Operating modes, configuration, and output power can be easily selected either by using digital I/O pins or by programming a set of registers using an I2C compatible interface capable of operation up to 3.4 MHz. Default $I²C$ settings are factory programmable.

DC to DC Converter Operation

The converter is a synchronous rectifier type with both high side and low side integrated switches. Neither external transistor nor diodes are required for NCP6336BS operation. Feedback and compensation network are also fully integrated. The converter can operate in two different modes: PWM and PFM. The transition between PWM/PFM modes can occur automatically or the switcher can be placed in forced PWM mode by $I²C$ programming (PWMVSELA / PWMVSELB bits of COMMAND register).

PWM (Pulse Width Modulation) Operating Mode

In medium and high load conditions, NCP6336BS operates in PWM mode from a fixed clock and adapts its duty cycle to regulate the desired output voltage. In this mode, the inductor current is in CCM (Continuous Current Mode) and the voltage is regulated by PWM. The internal N−MOSFET switch operates as synchronous rectifier and is driven complementary to the P−MOSFET switch. In CCM, the lower switch (N−MOSFET) in a synchronous converter provides a lower voltage drop than the diode in an asynchronous converter, which provides less loss and higher efficiency.

PFM (Pulse Frequency Modulation) Operating Mode

In order to save power and improve efficiency at low loads the NCP6336BS operates in PFM mode as the inductor current drops into DCM (Discontinuous Current Mode). The upper FET on time is kept constant and the switching frequency is variable. Output voltage is regulated by varying the switching frequency which becomes proportional to loading current. As it does in PWM mode, the internal N−MOSFET operates as synchronous rectifier after each P−MOSFET on−pulse. When load increases and current in inductor becomes continuous again, the controller automatically turns back to PWM mode.

Forced PWM

The NCP6336BS can be programmed to only use PWM and disable the transition to PFM if so desired.

Output Stage

NCP6336BS is a 3.5 A to 5.0 A output current capable integrated DC to DC converter. To supply such a high current, the internal MOSFETs need to be large.

Inductor Peak Current Limitation

During normal operation, peak current limitation will monitor and limit the current through the inductor. This current limitation is particularly useful when size and/or height constrain inductor power. The user can select peak current to keep inductor within its specifications. The peak current can be set by writing IPEAK[1..0] bits in LIMCONF register.

Table 1. IPEAK VALUES

Output Voltage

Output voltage is set internally by integrated resistor bridge and error amplifier that drives the PWM/PFM controller. No extra component is needed to set output voltage. However, writing in the VoutVSELA[6..0] bits of the PROGVSELA register or VoutVSELB[6..0] bits of the PROGVSELB register will change settings. Output voltage level can be programmed in the 0.6 V to 1.40 V range by 6.25 mV steps.

The VSEL bit determines which register between PROGVSELA and PROGVSELB will set the output voltage. If $VSEL = 0$ then output voltage is set by VoutVSELA[6..0] bits (PROGVSELA register), else output voltage is set by VoutVSELB[6..0] bits (PROGVSELB register)

Under Voltage Lock Out (UVLO)

NCP6336BS core does not operate for voltages below the Under Voltage Lock Out (UVLO) level. Below UVLO threshold, all internal circuitry (both analog and digital) is held in reset.

NCP6336BS operation is guaranteed down to VUVLO when battery voltage is dropping off. To avoid erratic on / off behavior, a maximum 200 mV hysteresis is implemented. Restart is guaranteed at 2.5 V when VBAT voltage is recovering or rising.

Thermal Management

Thermal Shut Down (TSD)

The thermal capability of the IC can be exceeded due to step down converter output stage power level. A thermal protection circuitry is therefore implemented to prevent the IC from damage. This protection circuitry is only activated when the core is in active mode (output voltage is turned on). During thermal shut down, output voltage is turned off.

When NCP6336BS returns from thermal shutdown, it can re−start in 2 different configurations depending on REARM bit in the LIMCONF register (see register description section):

- If REARM = 0 then NCP6336BS does not re−start after TSD. To restart, an EN pin toggle is required.
- If REARM = 1, NCP6336BS re−starts with register values set prior to thermal shutdown.

A Thermal shut down interrupt is raised upon this event.

Thermal shut down threshold is set at 150°C (typical) when the die temperature increases and, in order to avoid erratic on / off behavior, a 30°C hysteresis is implemented. After a typical 150°C thermal shut down, NCP6336BS will resume to normal operation when the die temperature cools to 120°C.

Thermal Warnings

In addition to the TSD, the die temperature monitoring will flag potential die over temperature. A thermal warning and thermal pre−warning sensor and interrupts are implemented. These can inform the processor that NCP6336BS is closed to its thermal shutdown, so preventive measures to cool down die temperature can be taken by software.

The Warning threshold is set by hardware to 135°C typical when the die temperature increases. The Pre−Warning threshold is set by default to 105°C, but can be changed by user by setting the TPWTH[1..0] bits in the LIMCONF register.

Active Output Discharge

To make sure that no residual voltage remains in the power supply rail when disabled, an active discharge path can ground the NCP6336BS output voltage.

For maximum flexibility, this feature can be easily disabled or enabled with DISCHG bit in PGOOD register. By default the discharge path is enabled.

However the discharged path is activated during the first 100 µs after battery insertion.

VSEL Feature

By changing VSEL bit state, the user has the possibility to change NCP6336BS configuration: operating mode (Auto or PWM forced), the output voltage as well as enable.

Table 2. VSEL BIT PARAMETERS

Enabling

The EN pin controls the NCP6336BS start up. EN pin Low to High transition starts the power up sequencer. If EN is made low, the DC to DC converter is turned off and device enters:

• In Sleep Mode if Sleep Mode I²C bit is high,

• In Off Mode if Sleep_Mode $I²C$ bit is low.

When EN pin is set to a high level, the DC to DC converter can be enabled / disabled by writing the ENVSELA or ENVSELB bit of the PROGVSELA and PROGVSELB registers: If EN x I²C bit is high, DC to DC converter is activated, If ENx I^2C is low the DC to DC converter is turned off and device enters in Sleep Mode.

A built in pull down resistor disables the device when this pin is left unconnected or not driven. EN pin activity does not generate any digital reset.

Power Up Sequence (PUS)

In order to power up the circuit, the input voltage AVIN has to rise above the VUVLO threshold. This triggers the internal core circuitry power up which is the "Wake Up Time" (including "Bias Time").

This delay is internal and cannot be bypassed. EN pin transition within this delay corresponds to the "Initial power up sequence" (IPUS):

Figure 33. Initial Power Up Sequence

In addition a user programmable delay will also take place between end of Core circuitry turn on (Wake Up Time and Bias Time) and Init time: The DELAY[2..0] bits of TIME register will set this user programmable delay with a 2.2 ms resolution. With default delay of 0 ms, the NCP6336BS IPUS takes roughly 900 µs, means DC to DC converter output voltage will be ready within 1 ms.

The power up output voltage is defined by VSEL bit.

NOTE: During the Wake Up time, the $I²C$ interface is not active. Any $I²C$ request to the IC during this time period will result in a NACK reply.

Normal, Quick and Fast Power Up Sequence

The previous description applies only when the EN transitions during the internal core circuitry power up (Wake up and calibration time). Otherwise 3 different cases are possible:

- Enabling the part by setting EN pin from Off Mode will result in "Normal power up sequence" (NPUS, with DELAY;[2..0]).
- Enabling the part by setting EN pin from Sleep Mode will result in "Quick power up sequence" (QPUS, with DELAY;[2..0]).
- Enabling the DC to DC converter, whereas EN is already high, either by setting ENVSELA or ENVSELB or VSEL bits will result in "Fast power up sequence" (FPUS, without DELAY[2..0]).

Sleep mode is when Sleep Mode $I²C$ bit is set and EN is low, or finally when DC to DC converter is off and EN high.

Figure 35. Quick Power Up Sequence

Figure 36. Fast Power Up Sequence

In addition the delay set in DELAY[2..0] bits in TIME register will apply only for the EN pins turn ON sequence (NPUS and QPUS).

The power up output voltage is defined by VSEL state.

Note that the sleep mode needs about $150 \text{ }\mu\text{s}$ to be established.

DC to DC Converter Shut−Down

When shutting down the device, no shut down sequence is required. Output voltage is disabled and, depending on the DISCHG bit state of PGOOD register, output may be discharged.

DC to DC converter shutdown is initiated by either grounding the EN pin (Hardware Shutdown) or, depending on the VSEL bit, by clearing the ENVSELA or ENVSELB bits (Software shutdown) in PROGVSELA PROGVSELB registers.

In hardware shutdown $(EN = 0)$, the internal core is still active and $I²C$ accessible.

NCP6336BS shuts internal core down when AVIN falls below UVLO.

Dynamic Voltage Scaling (DVS)

This converter supports dynamic voltage scaling (DVS) allowing the output voltage to be reprogrammed via $I²C$ commands and provides the different voltages required by the processor. The change between set points is managed in a smooth fashion without disturbing the operation of the processor.

When programming a higher voltage, output raises with controlled dV/dt defined by DVS[1..0] bits in TIME register. When programming a lower voltage the output voltage will decrease accordingly.

The DVS step is fixed and the speed is programmable.

DVS sequence is automatically initiated by changing output voltage settings. There are two ways to change these settings:

- Directly change the active setting register value (VoutVSELA[6..0] of PROGVSELA register or VoutVSELB[6..0] of the PROGVSELB register) via I ²C command
- Change the VSEL bit.

The DVS transition mode can be changed with the DVSMODE bit in COMMAND register:

• In forced PWM mode when accurate output voltage control is needed.

Figure 37. DVS in Forced PWM Mode Diagram

• In Auto mode when output voltage has not to be discharged. Note that approximately 30 us is needed to transition from PFM mode to PWM mode.

Figure 38. DVS in Auto Mode Diagram

Digital IO Settings

EN Pin

The EN pin can be gated by writing the ENVSELA or ENVSELB bits of the PROGVSELA and PROGVSELB registers, depending on which register is activated by the VSEL bit.

Power Good Pin (Optional)

To indicate the output voltage level is established, a power good signal is available.

The power good signal is low when the DC to DC converter is off. Once the output voltage reaches 95% of the expected output level, the power good logic signal becomes high and the open drain output becomes high impedance.

During operation when the output drops below 90% of the programmed level the power good logic signal goes low (and the open drain signal transitions to a low impedance state) which indicates a power failure. When the voltage rises again to above 95% the power good signal goes high again.

During a positive DVS sequence, when target voltage is higher than initial voltage, the Power Good logic signal will be set low during output voltage ramping and transition to high once the output voltage reaches 95% of the target voltage. When the target voltage is lower than the initial voltage, Power Good pin will remain at high level during transition.

Power Good signal during normal operation can be disabled by clearing the PGDCDC bit in PGOOD register.

Power Good operation during DVS can be controlled by setting / clearing the bit PGDVS in PGOOD register.

Figure 39. Power Good Signal

Power Good Delay

In order to generate a Reset signal, a delay can be programmed between the output voltage gets 95% of its final value and Power Good pin is released to high level.

The delay is set from 0 ms to 70.4 ms through the TOR[1..0] bits in the TIME register. The default delay is 0 ms.

Interrupt Pin (Optional)

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected (dual edge monitoring).

Table 3. INTERRUPT SOURCES

Individual bits generating interrupts will be set to 1 in the INT_ACK register $(I^2C \text{ read only registers})$, indicating the interrupt source. INT_ACK register is automatically reset by an I2C read. The INT_SEN register (read only register) contains real time indicators of interrupt sources.

All interrupt sources can be masked by writing in register INT_MSK. Masked sources will never generate an interrupt request on INTB pin.

The INTB pin is an open drain output. A non masked interrupt request will result in INTB pin being driven low.

When the host reads the INT_ACK registers the INTB pin is released to high impedance and the interrupt register INT_ACK is cleared.

Figure [41](#page-15-0) is UVLO event example: INTB pin with INT_SEN/INT_MSK/INT_ACK and an I2C read access behavior.

Figure 41. Interrupt Operation Example

INT_MSK register is set to disable INTB feature by default.

Configurations

Default output voltages, enables, DCDC modes, current limit and other parameters can be factory programmed upon request.

Below is the default configurations pre−defined:

I 2C Compatible Interface

NCP6336BS can support a subset of I²C protocol Detailed below.

I 2C Communication Description

Figure 42. General Protocol Description

The first byte transmitted is the Chip address (with the LSB bit set to 1 for a read operation, or set to 0 for a Write operation). The following data will be:

- In case of a Write operation, the register address (@REG) pointing to the register we want to write in followed by the data we will write in that location. The writing process is auto−incremental, so the first data will be written in @REG, the contents of @REG are incremented and the next data byte is placed in the location pointed to by $@REG + 1 \ldots$, etc.
- In case of read operation, the NCP6336BS will output the data from the last register that has been accessed by the last write operation. Like the writing process, the reading process is auto−incremental.

Read Out from Part

The Master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop then start or a Repeated Start will initiate the read transaction from the register address the initial write transaction has pointed to:

Figure 43. Read Out from Part

The first WRITE sequence will set the internal pointer to the register we want access to. Then the read transaction will start at the address the write transaction has initiated.

Transaction with Real Write then Read

With Stop Then Start

Figure 44. Write Followed by Read Transaction

Write in Part

Write operation will be achieved by only one transaction. After chip address, the MCU first data will be the internal register we want access to, then following data will be the data we want to write in Reg, Reg + 1, Reg + 2, …, Reg +n.

Write n Registers:

Figure 45. Write in n Registers

I 2C Address

NCP6336BS has four available I²C addresses selectable by factory settings (ADD0 to ADD3). Different address settings can be generated upon request to ON Semiconductor.

Table 4. I2C ADDRESS

Register Map

Table 5. I2C REGISTERS MAP 5 A CONFIGURATION (NCP6336BS)

Table 6. I2C REGISTERS MAP 5 A CONFIGURATION (NCP6336BSN)

Registers Description

Table 7. INTERRUPT ACKNOWLEDGE REGISTER

Table 8. INTERRUPT SENSE REGISTER

Table 9. INTERRUPT MASK REGISTER

Table 10. PRODUCT ID REGISTER

Table 11. REVISION ID REGISTER

Table 12. FEATURE ID REGISTER

Table 13. DC TO DC VOLTAGE PROG (VSEL = 0) REGISTER

Table 14. DC TO DC VOLTAGE PROG (VSEL = 1) REGISTER

Table 15. POWER GOOD REGISTER

Table 16. TIMING REGISTER

Table 17. COMMAND REGISTER

Table 18. OUTPUT STAGE MODULE SETTINGS REGISTER

Table 19. LIMITS CONFIGURATION REGISTER

APPLICATION INFORMATION

Figure 46. Typical Application Schematic

Output Filter Design Considerations

The output filter introduces a double pole in the system at a frequency of:

$$
f_{\text{LC}} = \frac{1}{2 \cdot \pi \cdot \sqrt{\text{L} \cdot \text{C}}}
$$
 (eq. 1)

The NCP6336BS internal compensation network is optimized for a typical output filter comprising a 330 nH inductor and 47μ F capacitor as described in the basic application schematic shown in Figure 46.

Voltage Sensing Considerations

In order to regulate power supply rail, NCP6336BS should sense its output voltage. Thanks to the FB pin, the IC can support two sensing methods:

- Normal case: the voltage sensing is achieved close to the output capacitor. In that case, FB is connected to the output capacitor positive terminal (voltage to regulate).
- Remote sensing: In remote sensing, the power supply rail sense is made close to the system powered by the NCP6336BS. The voltage to system is more accurate, since PCB line impedance voltage drop is within the regulation loop. In that case, we recommend connecting the FB pin to the system decoupling capacitor positive terminal.

Components Selection Inductor Selection

The inductance of the inductor is determined by given peak–to–peak ripple current I_L _{PP} of approximately 20% to 50% of the maximum output current $I_{OUT MAX}$ for a trade−off between transient response and output ripple. The inductance corresponding to the given current ripple is:

$$
L = \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot I_{L_PP}}
$$
 (eq. 2)

The selected inductor must have high enough saturation current rating to be higher than the maximum peak current that is

$$
I_{L_MAX} = I_{OUT_MAX} + \frac{I_{L_PPP}}{2}
$$
 (eq. 3)

The inductor also needs to have high enough current rating based on temperature rise concern. Low DCR is good for efficiency improvement and temperature rise reduction. Table [20](#page-26-0) shows recommended.

Table 20. INDUCTOR SELECTION

Output Capacitor Selection

The output capacitor selection is determined by output voltage ripple and load transient response requirement. For high transient load performance high output capacitor value must be used. For a given peak–to–peak ripple current I_L pp in the inductor of the output filter, the output voltage ripple across the output capacitor is the sum of three components as below.

$$
V_{OUT_PP} \approx V_{OUT_PP(C)} + V_{OUT_PP(ESR)} + V_{OUT_PP(ESL)},
$$
\n
$$
(eq. 4)
$$

Where $V_{\text{OUT_PP(C)}}$ is a ripple component by an equivalent total capacitance of the output capacitors, V_{OUT} pp($_{\text{ESR}}$) is a ripple component by an equivalent ESR of the output capacitors, and V_{OUT} pp(ESL) is a ripple component by an equivalent ESL of the output capacitors. In PWM operation mode, the three ripple components can be obtained by

$$
V_{\text{OUT_PP(C)}} = \frac{I_{L_PP}}{8 \cdot C \cdot f_{\text{SW}}},
$$
 (eq. 5)

and

$$
V_{OUT_PP(ESR)} = I_{L_PP} \cdot ESR
$$
 (eq. 6)

$$
V_{OUT_PP(ESL)} = \frac{ESL}{ESL + L} \cdot V_{IN}
$$
 (eq. 7)

and the peak−to−peak ripple current is

$$
I_{L_PP} = \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{V_{IN} \cdot f_{SW} \cdot L}
$$
 (eq. 8)

In applications with all ceramic output capacitors, the main ripple component of the output ripple is $V_{OUT-PP(C)}$. So that the minimum output capacitance can be calculated regarding to a given output ripple requirement V_{OUT} pp in PWM operation mode.

$$
C_{MIN} = \frac{I_{L_PP}}{8 \cdot V_{OUT_PP} \cdot f_{SW}}
$$
 (eq. 9)

Input Capacitor Selection

One of the input capacitor selection guides is the input voltage ripple requirement. To minimize the input voltage ripple and get better decoupling in the input power supply rail, ceramic capacitor is recommended due to low ESR and ESL. The minimum input capacitance regarding to the input ripple voltage V_{IN} pp is

$$
C_{IN_MIN} = \frac{I_{OUT_MAX} \cdot (D - D^2)}{V_{IN_PP} \cdot f_{SW}}
$$
 (eq. 10)

where

$$
D = \frac{V_{OUT}}{V_{IN}}
$$
 (eq. 11)

In addition, the input capacitor needs to be able to absorb the input current, which has a RMS value of

$$
I_{IN_RMS} = I_{OUT_MAX} \cdot \sqrt{D - D^2} \qquad (eq. 12)
$$

The input capacitor also needs to be sufficient to protect the device from over voltage spike, and normally at least 4.7 µF capacitor is required. The input capacitor should be located as close as possible to the IC. All PGNDs are connected together to the ground terminal of the input cap which then connects to the ground plane. All PVIN are connected together to the Vbat terminal of the input cap which then connects to the Vbat plane.

Electrical Layout Considerations

Good electrical layout is a key to ensuring proper operation, high efficiency, and noise reduction. Electrical layout guidelines are:

- Use wide and short traces for power paths (such as PVIN, VOUT, SW, and PGND) to reduce parasitic inductance and high−frequency loop area. It is also good for efficiency improvement.
- The device should be well decoupled by input capacitor and input loop area should be as small as possible to reduce parasitic inductance, input voltage spike, and noise emission.
- SW node should be a large copper, but compact because it is also a noise source.
- • It would be good to have separated ground planes for PGND and AGND and connect the two planes at one point. Try best to avoid overlap of input ground loop and output ground loop to prevent noise impact on output regulation.
- Arrange a "quiet" path for output voltage sense, and make it surrounded by a ground plane.

Thermal Layout Considerations

Good PCB layout helps high power dissipation from a small package with reduced temperature rise. Thermal layout guidelines are:

- A four or more layers PCB board with solid ground planes is preferred for better heat dissipation.
- More free vias are welcome to be around IC to connect the inner ground layers to reduce thermal impedance.
- Use large area copper especially in top layer to help thermal conduction and radiation.
- Use two layers for the high current paths (PVIN, PGND, SW) in order to split current in two different paths and limit PCB copper self heating.

(See demo board example Figure 48)

Figure 47. Layout Recommendation

ORDERING INFORMATION

Figure 48. Demo Board Example

Input capacitor placed as close as possible to the IC.

PVIN directly connected to Cin input capacitor, and then connected to the Vin plane. Local mini planes used on the top layer (green) and layer just below top layer (yellow) with laser vias.

AVIN connected to the Vin plane just after the capacitor.

AGND directly connected to the GND plane.

PGND directly connected to Cin input capacitor, and then connected to the GND plane: Local mini planes used on the top layer (green) and layer just below top layer (yellow) with laser vias.

SW connected to the Lout inductor with local mini planes used on the top layer (green) and layer just below top layer (yellow) with laser vias.

Legend:

In green are top layer planes and wires

In yellow are layer1 plane and wires (just below top layer) Big circles gray are normal vias

Small circles gray are top to layer1 vias

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Demo Board Available:

The NCP6336BGEVB/D evaluation board that configures the device in typical application to supply constant voltage.

PACKAGE DIMENSIONS

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPI ANARITY APPLIES TO THE SPHERICA 3. COPLANARITY APPLIES TO THE SPHERICAL CROWNS OF THE SOLDER BALLS.

SOLDERING FOOTPRINT* RECOMMENDED

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the UN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, tra at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
or guarantee regarding the suitability of its specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets
and/or specification can and do var or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify a expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative