

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at [www.onsemi.com.](http://www.onsemi.com��4!�}�TnT>�m�S�ǅ^4��) Please email any questions regarding the system integration to **Fairchild** questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the righ of patents, trademarks, convrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/odf/Patent-Marking.odf. ON Semiconductor re to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its pro Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which m Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applic technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of t is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

FAN54020 USB-Compliant 1.5 A Single-Cell Li-Ion Switching Charger with DBP and OTG Boost

Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- Faster Charging / Less Dissipation than Linear Charger
- Charge Voltage Accuracy:
	- $+0.5\%$ at 25°C
	- \pm 1% from -30 \degree C to 125 \degree C
- 10% Charge Current Regulation Accuracy
- 28 V Absolute Maximum Input Voltage
- 1.5 A Maximum Charge Current
- Support for Dead Battery Provision (DBP) of USB Battery Charging Specification 1.2
- Programmable through I^2C Interface with Fast Mode (400 kHz) Compatibility
	- Input Current
	- Fast-Charge / Termination Current
	- Charger (Float) Voltage
- Safety Timer with Reset Control
- Dynamic Input Voltage Control Automatically Reduces Charging Current with Weak Input Sources
- Low Reverse Leakage Prevents Battery Drain to **V**_{BUS}
- Small Footprint 1uH External Inductor
- 3.3 V Regulated Output from V_{BUS} for Auxiliary **Circuits**
- 5 V, 500 mA Boost Mode for USB OTG for 3.0 to 4.5 V Battery Input
- Attachment Detect Protocol (ADP) Support per On-The-Go and Embedded Host Supplement to the USB Rev. 2.0 Specification

Applications

- Cell Phones, Smart Phones
- Tablet, Portable Media Players
- Gaming Device, Digital Cameras

Description

The FAN54020 combines a highly integrated switch-mode charger, to minimize single-cell Li-Ion charging time from a USB power source, and a boost regulator to power a USB peripheral from the battery.

The charging parameters and operating modes are programmable through an I2C interface. The charger and boost regulator switch at 3 MHz and utilize the same external components to minimize size.

The FAN54020 supports battery charging in three modes: pre-charge, constant current fast charger, and constant voltage float charge.

To ensure USB compliance and minimize charging time, the input current limit can be changed via I2C by the host processor. Charge termination is determined by a programmable minimum current level. A safety timer with reset control provides a safety back-up for the I2C host. Charge status is reported to the host using the I2C port.

The FAN54020 automatically restarts the charge cycle when the battery falls below an internal threshold. Charge current is reduced when die temperature reaches a programmable level, preventing damage.

The FAN54020 can operate as a boost regulator on command from the system. The boost regulator includes a soft-start that limits inrush current from the battery.

The FAN54020 includes Dead Battery Provision (DBP) from the BC1.2 specification, including a 30 minute timer.

The FAN54020 is available in a 25-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).

Note:

1. Does not reflect effects of bias, tolerance, and temperature.

Pin Configuration SW | AGND | LDO VBUS **DIS** PGND AGND CSIN | VBAT | DBP POK B **STAT** PMID SDA | SCL $\overline{D+}$ ILIM $(A1)$ $(A2) | (A3) | (A4)$ $(B1)$ $(B2)$ $(B3)$ $(B4)$ $(C1)$ $(C2)$ $(C3)$ $(C4)$ $(D1)$ $(D2)$ $(D3)$ $(D4)$ $(E1) | (E2) | (E3) | (E4)$ $(A5)$ $(B5)$ $(C5)$ $(D5)$ $(E5)$ $\left($ C1 $\right)$ $(B1)$ $\left(\overline{A1}\right)$ \odot \circledR A3 A2 \circled{c} $(D3)$ $(D2)$ $(D1)$ $(B2)$ \circled{c} $(B4)$ \bigcirc $\circled{0}$ $(E4)$ $(E3)$ $(E2)$ $(E1)$ \circled{c} \circledB $\circled{A5}$ $(D5)$ $(E5)$ **Bottom View**

Top View

Figure 4. WLCSP-25 Pin Assignments

Pin Definitions

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Notes:

2. 5 s maximum pulse, non-repetitive, for V_{BUS} slew rates faster than -5 V/ms, resulting in -0.7 V>V_{BUS}>-2.0 V, applies only for an open battery condition.

3. Lesser of 6.5 V or V_{BAT} + 0.3 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Note:

4. Greater of V_{BAT} or 4 V.

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature TJ(max) at a given ambient temperature TA. *For measured data, see [Table 3.](#page-24-0)*

Electrical Specifications

VBAT Overshoot Test

In [Figure 5,](#page-6-0) $I_{OCHARGE}$ = 1.5 A (1100), V_{OREG} = 4.2 V. I_{LOAD} t_R = t_F = 1 μ s. Charge current prior to load transient = $\frac{200 \text{ m}}{200 \text{ m}\Omega} = 100 \text{ mA}$ $\frac{20 \text{mV}}{200 \text{m}\Omega}$ = 100mA . Overshoot is measured as the peak voltage above V_{BAT} level prior to the load transient application.
200mΩ

Unless otherwise specified: circuit of [Figure 2,](#page-2-0) recommended operating temperature range for T_J and T_A, V_{BUS} = 5.0 V, DIS = 0, (Charger Mode operation); SCL, SDA = 0 or 1.8 V; typical values are for $T_J = 25^{\circ}C$.

Continued on the following page…

FAN54020 - USB-Compliant Single-Cell Li-lon Switching Charger with DBP and OTG Boost **FAN54020 — USB-Compliant Single-Cell Li-Ion Switching Charger with DBP and OTG Boost**

Electrical Specifications (Continued)

Unless otherwise specified: circuit of [Figure 2,](#page-2-0) recommended operating temperature range for T_J and T_A, V_{BUS} = 5.0 V, DIS = 0, (Charger Mode operation); SCL, SDA = 0 or 1.8 V; typical values are for $T_J = 25^{\circ}C$.

Continued on the following page…

FAN54020 - USB-Compliant Single-Cell Li-lon Switching Charger with DBP and OTG Boost **FAN54020 — USB-Compliant Single-Cell Li-Ion Switching Charger with DBP and OTG Boost**

Electrical Specifications (Continued)

Unless otherwise specified: circuit of [Figure 2,](#page-2-0) recommended operating temperature range for T_J and T_A, V_{BUS} = 5.0 V, DIS = 0, (Charger Mode operation); SCL, SDA = 0 or 1.8 V; typical values are for $T_J = 25^{\circ}$ C.

Notes:

5. C_{BAT} is placed as close to the charger IC as possible. An additional 30 μ F of distributed system capacitance (C_{SYS}) is parallel with CBAT, but is located further from the IC.

6. Guaranteed by design; not tested in production.

I ²C Timing Specifications

Guaranteed by design.

Continued on the following page…

I ²C Timing Specifications

Guaranteed by design.

Timing Diagrams

Unless otherwise specified, using circuit of [Figure 2,](#page-2-0) $V_{OREG}=4.24$ V, $V_{BUS}=5.0$ V, DIS=0, SCL=SDA=1.8 V, LDO no load, and $T_A=25^\circ C$.

Figure 9. HZ/Sleep Mode Battery Discharge Current, SDA=SCL=1.8 V, DIS=DBP=0

Figure 11. Charge Current vs. Battery Voltage, IBUSLIM=500 mA

Figure 8. Efficiency vs. I_{CHRG} Over-V_{BUS} Range

Figure 10. Charge Current vs. Battery Voltage, IBUSLIM=100 mA

Figure 12. Charge Current vs. Battery Voltage, IBUSLIM=900 mA

Unless otherwise specified, using circuit of [Figure 2,](#page-2-0) V_{OREG}=4.24 V, V_{BUS}=5.0 V, DIS=0, SCL=SDA=1.8 V, LDO no load, and $T_A=25^\circ C$.

Figure 15. Charger Startup at V_{BUS} Plug-In, 3.2 V_{BAT,} **ILIM=DBP=0, 1 kΩ LDO Load**

EDO Regulation vs. Load Over-V_{BUS} Range, 4.2 VBAT

Figure 16. Charger Startup at V_{BUS} Plug-In, 3.2 V_{BAT}, **ILIM=1, DBP=0, 1 kΩ LDO Load**

Unless otherwise specified, using circuit of [Figure 2,](#page-2-0) $V_{OREG}=4.24$ V, $V_{BUS}=5.0$ V, DIS=0, SCL=SDA=1.8 V, LDO no load, and $T_A=25^\circ C$.

Figure 22. Battery Removal/Insertion while Charging, TE_DIS=0, 3.7 VBAT, 1 k LDO Load, IBUSLIM=500 mA, ICHRG=1.0 A

Unless otherwise specified, using circuit of [Figure 2,](#page-2-0) V_{OREG}=4.24 V, V_{BUS}=5.0 V, DIS=0, SCL=SDA=1.8 V, LDO no load, and $T_A=25^\circ C.$

Figure 24. GSM Pulse (2 A Step, tR/tF=5 s) Response, 3.9 VBAT, 1 k LDO Load, IBUSLIM=No Limit, ICHRG=1.0 A, 500 mA V_{BUS} Source Limited

Boost Mode Typical Characteristics

Unless otherwise specified, using circuit o[f Figure 2](#page-2-0) $V_{BAT}=3.6$ V, DIS=0, SCL=SDA=1.8 V, LDO no load, T_A=25°C.

Figure 26. Efficiency vs. Load Current Over-Temperature Range, 3.6 VBAT

Figure 28. Output Ripple vs. Load Current Over-Input Voltage (VBAT) Range

Boost Mode Typical Characteristics Unless otherwise specified, using circuit o[f Figure 2](#page-2-0) V_{BAT}=3.6 V, DIS=0, SCL=SDA=1.8 V, LDO no load, T_A=25°C. Tek Stop Tek PreVu **VBUS VBUS** $\overline{4}$ $\overline{4}$ $\overline{3}$ TL. **BAT SW** п $\sqrt{1}$ $\frac{10}{\text{Ch3}}$ 500 mA Ω ^R $M|40.0\,\text{\textmu s}$ A Ch4 J 1.12 V M_{1.00}us A Ch4 1 3.48 V $Ch1$ $[$ Ch1 = 5.00 V = $\frac{8}{10}$ = 500mA Ω ⁵ $2.00V$ B_{1} $2.00V$ B_{α} **Figure 32. VBUS Output Fault Response Figure 31.** Startup, 50 Ω Load, Additional 10 µF **on V_{BUS} Tek Stop** Tek Stop **VBUS** $\overline{4}$ $\sqrt{4}$ **VBUS VBAT** ÏΕ **MA AAAAA AAAAA** $\overline{3}$ ĪΕ **IBAT (1A/V)** D Π $\frac{1}{\text{ch}3}$ 200mV Ω ^N
Ch3 500mA Ω ^N $M[10.0 \mu s]$ A Ch1 J 3.60 V $Ch1$ $1.00V$ M2.00us A Ch1 / 108mV $B_{\rm{b}}$ 100mV $\sqrt{R_M}$ $Ch3$ 200mA Ω ^R Ch4 200mV \ % 500mA 2% Ch4 **Figure 33. Line Transient Response, 50 Load, Figure 34. Load Transient Response, 50-300-50 mA,** $t_R/t_F = 100$ ns **3.9-3.3-3.9 VBAT, tR/tF=10 s**

Operation and Applications Description

The FAN54020 is a USB-compliant single-cell Li-Ion switching charger with support for dead battery provision (DBP) within the BC1.2 specification, including a 30-minute timer that cannot exceed 45 minutes. The maximum charge current is rated at 1.5 A. The FAN54020 is designed to be stable with space-saving ceramic capacitors.

Charging Stages

[Figure 35](#page-18-0) shows the different stages of Li+ charging when a charger is connected to the USB pins and a battery is present and discharged below 2.25 V. Generally, the prequalification (called "PRE-CHARGE" in [Figure 35\)](#page-18-0) stage is when the battery voltage is below 2.25 V when an I_{SHORT} current of 90 mA charges the battery to V_{SHORT} voltage of 2.25 V. Then Fast Charge starts if a battery is detected and the current is increased considerably to a programmable IOCHARGE level ("CURRENT REGULATION" in the figure). The battery voltage climbs quickly based on the drop caused by the current across the load elements of the battery. Then the voltage climbs linearly until the constant voltage stage is reached at the programmable voltage of V_{OREG} . The current is monitored during this stage ("VOLTAGE REGULATION" in the figure) and, when it reaches the end of current I_{TERM} , charging stops.

[Figure 36](#page-18-1) shows the charge stages using a switching charger when the input power of the charging source is limited by the IC. During current regulation, as V_{BAT} rises, charge current decreases because input power is limited.

VBUS_CON

The VBUS_CON bit is set after V_{BUS} rises above V_{BAT} and V_{INMIN1} $(4.4 V)^{(7)}$ $(4.4 V)^{(7)}$ $(4.4 V)^{(7)}$.

As soon as V_{BUS} falls below either $V_{IN(MIN)2}$ (3.7 V) or V_{BAT} , the IC turns off the charger and applies 50 mA to VBUS for 66 ms. If V_{BUS} is below V_{BAT} or 3.7 V at the end of this period, VBUS_CON is reset.

The STAT pin pulses whenever the VBUS_CON bit changes from HIGH to LOW. For VBUS CON LOW to HIGH, the STAT pulse occurs per timing in [Figure 37](#page-18-3) or [Figure 38,](#page-18-4) depending on whether or not charge or HZ state is entered after VBUS is connected.

Note:

If V_{BUS} is above V_{INMIN2} (3.7 V), but below V_{INMIN1} (4.4 V); VBUS_CON is set for 132 ms. POK_B also pulses LOW for 132 ms.

VBUS POR and DBP *(see [Figure 37\)](#page-18-3)*

When the IC detects that V_{BUS} has risen above $V_{IN(MIN)1}$ $(4.4 V)$, Q3's charge pump turns on. If V_{BUS} remains above this threshold for 16 ms, the IC then applies a 1 mA load to VBAT for 256 ms to ensure that, if the battery was removed or its discharge protection switch is open, the system capacitors across VBAT will be discharged below the V_{SHORT} threshold.

 V_{BUS} validation is then performed to ensure a valid charging source. Validation occurs with a 50 mA load on VBUS. To pass validation, V_{BUS} must remain above $V_{IN(MIN)1}$ and below VBUSOVP for tVBUS_VALID (32 ms) before the IC initiates charging. If V_{BUS} fails validation; the load is removed, the VALIDATION FAIL bit is set, and validation is attempted every two seconds.

Once V_{BUS} is validated; VBUS_CON (Reg7[7]) is set, POK_B pulls low, and the STAT pin pulses to indicate to the system that VBUS is connected. This point is considered to be VBUS_POR.

If V_{BUS} fails validation, the POK B pin and bit (Reg7[6]) are raised and the STAT pin pulsed to indicate a V_{BUS} fault. V_{BUS} validation is subsequently re-tried every two seconds. Setting HZ MODE or DIS prevents periodic re-validation. V_{BUS} validation is also performed prior to entering CHARGE state from any state where the charger is off.

At VBUS POR, the IC operates in accordance with its I^2C register settings as long as the DBP pin is HIGH. If the DBP pin is LOW, the IC sets all registers to their default values and the I_{BUS} current is controlled by the ILIM pin, with $IBUS_(MAX) = 100 mA$ when ILIM is LOW and $IBUS_(MAX) =$ 500 mA when ILIM is HIGH. Once DBP returns HIGH, D+ is tri-stated and charge parameters may be programmed by the host. IBUS(MAX) remains controlled by the state of the ILIM pin until the first I^2C write occurs; at which time, $IBUS_{MAX}$ is controlled by the I_{BUS} register bits (Reg5). The first I^2C write after DBP rises stops the t_{30MIN} timer and starts the 32-second timer (t_{32S}) .

BC1.2 and USB 2.0 allow a portable device (defined as a device with a battery) with a dead battery to take a maximum of 100 mA from the USB VBUS line for a maximum of 45 minutes as long as the portable device forces the D+ line to 0.6 V typical.

If the DBP pin is LOW at VBUS POR or transitions from HIGH to LOW when VBUS is valid, the FAN54020:

- 1. Resets its registers to default values;
- 2. Starts the t_{30MIN} timer;
- 3. Charges with its input current limit set by the state of the ILIM pin as described above; and
- 4. Sources 0.6 V to the D+ pin.

Both ILIM and DBP are internally pulled down and there is typically nothing to force them HIGH at this point due to the processor/system not being awake. When t_{30MIN} expires, the FAN54020 removes the 0.6 V from $D₊$ and stops charging. The D+ pin is also tri-stated when DBP is HIGH.

After a t_{30MIN} timer expiration, charging may only be restarted after a new VBUS POR.

LDO

The FAN54020 contains a 3.3 V LDO available to provide power to the USB PHY. By default, the LDO is enabled and biased from VBAT when DBP is HIGH and V_{BUS} < V_{BAT} . When $V_{BUS} > V_{BAT}$, the LDO is biased from VBUS. If DBP is LOW, the LDO is only biased from VBUS and off when V_{BUS} $<$ V_{IN(MIN)1}. When the LDO OFF bit (Reg02[4]) is raised, the LDO is biased from VBUS and off when $V_{BUS} < V_{IN(MIN)1}$.

Pre-Charging Stage

A typical battery has a protection circuit within the battery pack to prevent further discharge if its cell voltage falls below 2.25 V. This causes V_{BAT} to decay quickly to ground since all that is holding V_{BAT} up is the external decoupling capacitors. Another way V_{BAT} can get so low is if VBAT is shorted to ground accidentally. Both are very rare in a typical system because a dead battery is typically above 3 V and only goes below 3 V via leakage over a long period of time.

When $V_{BUS} > V_{BAT}$, the IC takes its power from VBUS while monitoring VBAT to determine the optimal charging profile.

If V_{BAT} is below 2.25 V, a charging current of 90 mA is used to trickle charge the battery. If it is not a short circuit, V_{BAT} should recover very quickly above 2.25 V since it is only charging decoupling capacitors. If there is a short circuit, the timer continues up to 30 minutes and expires, shutting down the charger. This limits the short-circuit current of 90 mA to be drawn only for 30 minutes. The only way to recover from this fault is to remove the short circuit. If the short circuit is not removed, detaching and re-attaching the charger restarts the dead battery provision timer for another 30 minutes before shutting off again.

Battery Absent / Present Response

The FAN54020 detects if the battery is absent if V_{BAT} is below 2.25 V at the start of charging. To accomplish this, the IC raises V_{OREG} to 4.0 V for up to 128 ms after V_{BAT} is above 2.25 V. After 64 ms, V_{BAT} is compared to 3.7 V. If V_{BAT} rises above 3.7 V at any time in that 64 ms period, the battery is assumed to be absent *(see [Figure 39\)](#page-20-0)*.

If battery absence is detected; all registers are reset, the NOBAT bit is set, an interrupt generated, and V_{OREG} reverts to its default value of 3.54 V. The charger continues to provide power to the system with STAT HIGH in DBP Mode until otherwise instructed through I^2C commands. This allows the host processor an opportunity to detect charger type and negotiate with the USB host for higher current.

The IC continues to provide current, provided that:

- 1. A timer (T_{30MIN} or T_{32S}) is running; and
- 2. HZ MODE = 0 and DIS = 0.

The current drawn from VBUS is determined by the state of the ILIM pin and the $I_{OCHARGE}$ settings.

Once the initial battery absence test is performed, the only other battery absent test performed occurs if ITERM $DIS = 0$ and the charge current drops below the ITERM setting.

Constant Current / Constant Voltage Charging

In this stage, V_{BAT} is above the pre-qualification voltage of 2.25 V, but below V_{OREG} . At a certain V_{BAT} level, the system begins a low-level software boot sequence and uses the USB PHY to determine if a Dedicated Charging Port (DCP), Charging Downstream Port (CDP), or a typical PC host (a Standard Downstream Port (SDP)) is connected. The result of the interrogation determines how much current the FAN54020 can draw and remain USB compliant.

For SDP and CDP, enumeration is required. After enumeration, the system can raise the ILIM pin to increase charge current to 500 mA or the host can use the I^2C bus to program the charge current via the locharge bits in IBAT (REG3[7:4]).

After DBP transitions from LOW to HIGH, writing to any register through I^2C stops and resets the t_{30MIN} timer, which in turn enables the 32-second timer (t_{32S}) . As long as t_{32S} is enabled, charge current is controlled by I^2C register settings.

If the t_{32S} timer subsequently expires, charging stops and the IC enters IDLE state *(see [Figure 42\)](#page-21-0)*. To continue charging when t_{32S} is enabled, the host must reset the t_{32S} timer by periodically setting the TMR_RST bit (Reg0A[7]). Once the IDLE state is entered; charging can resume only after VBUS is disconnected and reconnected, the DBP pin is lowered, or a new I^2C write starts the t_{32S} timer.

The constant voltage, V_{OREG} , threshold is also expected to be set based on battery type and battery temperature, which should be monitored by the processor via separate controls. Thermal regulation within the FAN54020 may have little correlation to the battery temperature since the heat dissipation of the PCB that the FAN54020 is soldered to may be completely different from the heat dissipation within the battery pack.

Charge Termination and Recharge

When V_{BAT} reaches V_{OREG} (Reg4[5:0]), the current charging the battery is reduced, limited by the battery's ESR and its internal cell voltage. Charging continues until the $I_{BAT} < I_{TERN}$ (set by Reg3[3:0] bits) threshold is crossed. If ITERM $DIS =$ 0, charging stops (charge termination), and t_{32S} stops.

After charge termination, a small load is placed across VBAT for 132 ms. The battery is presumed absent if V_{BAT} stays below V_{RCH} (140 mV below V_{OREG}) for the next 132 ms. The NOBAT bit is then set and the NOBAT Fault state is entered *(see [Figure 46\)](#page-23-0)*. The charger restarts after two seconds and:

1. If $V_{BAT} < V_{SHORT}$, a battery absent/present test described in [Figure 39](#page-20-0) is performed;

OR

2. If $V_{BAT} > V_{SHORT}$, PWM charging resumes.

The NOBAT bit is reset only if one of the battery absent present tests is performed with battery presence detected or after a VBUS POR with the battery present.

If V_{BAT} falls to 140 mV below V_{OREG} , the Fast Charge charging cycle starts again, if VRCH $DIS = 0$. A recharge condition debounce time of 132 ms is used to prevent transient battery load currents (such as GSM current pulses) from triggering recharge unnecessarily.

^{8.} If HZ_MODE is set, or DIS = 1, Charge State exits to HZ State.

FAN54020

— USB-Compliant Single-Cell Li-Ion Switching Charger with DBP and OTG Boost

FAN54020 - USB-Compliant Single-Cell Li-lon Switching Charger with DBP and OTG Boost

Production Test Mode

Production Test Mode (PTM) provides power for the system from the USB port.

PTM is enabled when the PTM EN bit is HIGH and the battery is absent (NOBAT = 1). Only the OREG loop is active and VOREG must be programmed by the user. The 32second timer (T_{32S}) is stooped during PTM.

During PTM, high-current pulses (load currents greater than 1.5 A) must be limited to 20% duty cycle with a minimum period of 10 ms. A 50 mA minimum DC load is required.

STAT Pin and Interrupts

The STAT pin is used to indicate charging status, as well as to signal the host processor of a change in the status of the IC or system. The STAT pin emits a 125 μ s low-going pulse whenever an unmasked interrupt event occurs (*see Reg6 – Reg7*). The static state of the STAT pin is determined by whether the IC is charging a battery:

Table 2. STAT Pin Static State

Any interrupt pulse that occurs while STAT was statically LOW is preceded by a 125 μ s STAT HIGH pulse, as shown i[n Figure 47.](#page-23-1)

If the condition causing the interrupt also causes the charger to stop charging (for example, a Timer fault (TC_TO)), STAT remains HIGH after the 125 μ s low-going pulse. If charging continues after the interrupt (as with TREG_FLAG interrupt), STAT goes HIGH for 125 μ s after the 125 μ s low-going pulse, then returns LOW.

When bits in the INTERRUPT or STATUS register are set, if the corresponding MASK bit is reset, the INTERRUPT bit (Reg1[0]) is set before the falling edge of STAT, which enunciates the interrupt. The INTERRUPT bit is cleared when the host reads Reg1. For an interrupt to be enunciated by the STAT pin, the following conditions must ALL be true:

- 1. An interrupt condition occurs, which sets an interrupt bit in INTERRUPT or STATUS registers; and
- 2. The corresponding mask bit $= 0$; and
- 3. The INTERRUPT bit $(Req1[0]) = 0$.

If additional interrupt conditions occur before the host clears the INTERRUPT bit by reading Reg1, the STAT pin does not pulse.

OVP and VBUS_IN Regulation

The FAN54020 contains programmable over-voltage protection (OVP) on VBUS, ranging from 6.5 V to 8.0 V, as specified in the V_{BUSOVP} bits (Reg1[2:1), with the default setting of 7 V. If OVP is detected, the FAN54020 suspends charging functionality if charging is active when OVP is detected. The FAN54020 interrupts the host when the OVP event occurs and sets the OVP_FLAG bit.

Charging resumes when V_{BUS} returns below the OVP threshold. While charging is suspended, the t_{30MIN} or t_{32S} timer continues and D+ remains at 0.6 V if DBP is LOW.

When V_{BUS} rises above $V_{IBUS(DIS)}$ (6.0 V typical), the IBUS loop is disabled and remains disabled for the next one second. If V_{BUS} falls below $V_{IBUS(DIS)}$ (5.75 V), the IBUS loop is re-enabled. This allows Q3 to be used as a linear regulator to protect PMID from going above about 6 V, while still allowing the charger to operate up to its OVP threshold. When Q3 is used as a linear regulator, it can no longer be used as a sense element for IBUS.

 V_{BUS} is typically 5 V $\pm 10\%$, depending on the charging current. If the FAN54020 is programmed to a higher current than the charger can support, a VBUS regulation loop ensures that the "weak" source does not create a situation where VBUS collapses due to loading. The FAN54020 attempts to lower the charger current and maintain VBUS to the value set in the VBUS_REF bits (Reg2[3:2]). The VBUS regulation loop is enabled by default and has a default value of 4.3 V.

Charging is stopped if V_{BUS} falls below $V_{IN(MIN)1}$ (3.7 V typical) or V_{BAT} , typically indicating that VBUS has been disconnected. Charging remains stopped until V_{BUS} rises above $V_{IN(MIN)1}$ (4.4 V typical) and stays above this threshold.

Thermal Regulation Loop

If the IC junction temperature reaches T_{CF} (Reg5[7:6]), the charger reduces its output current to 300 mA to prevent overheating and the TREG_FLAG bit is set. If the temperature increases beyond T_{SHUTDWN}; charging is suspended and the TSD_FLAG is set. While charging is suspended, the t_{30MIN} or t_{32S} timer continues to run and $D+$ remains at 0.6 V if DBP is LOW. Charging resumes at programmed current after the die \cosh below T_{CF} . This algorithm allows for the fastest recovery from a thermal regulation event, while still averaging a current that keeps the temperature below T_{CF} .

In both cases, removal of the over-temperature conditions is indicated via the OT_RECOV bit. Temperature is continuously monitored whenever the charger is enabled.

Additional θ_{JA} data points, measured using the FAN54020 evaluation board, are given in [Table 3](#page-24-0) (measured with T_A=25°C). As power dissipation increases, the effective θ_{JA} decreases due to the larger difference between the die temperature and its ambient.

Safety Registers

The SAFETY register (Reg0Fh) prevents the values in V_{OREG} (Reg4[5:0]) and IOCHARGE (Reg3 [7:4]) from exceeding the SAFETY register values of V_{SAFE} (Reg0Fh[3:0]) and I_{SAFE} (Reg0Fh[7:4]).

After DBP pin is set HIGH, the SAFETY register may only be written before any other register is written. After writing to any other register, the SAFETY register is locked until DBP is set LOW. When DBP pin transitions from LOW to HIGH, the default value of the Safety register is loaded.

VSAFE and ISAFE establish values that limit the maximum values of OREG and ICHG. If the host attempts to write a value higher than V_{SAFE} or I_{SAFE} to V_{OREG} or I_{OCHARGE}, respectively; the V_{SAFE} and I_{SAFE} value appears as the V_{OREG} and I_{OCHARGE} register values, respectively.

Boost Mode

Boost Mode can be enabled by the BOOST_EN bit (Reg2[6]). To remain in BOOST Mode, the TMR_RST bit must be periodically reset to prevent the t_{32S} timer from overflowing. To remain in Boost Mode, the TMR_RST must be set by the host before the t_{32S} timer times out. If t_{32S} times out in Boost Mode; the IC resets the BOOST_EN bit and pulses the STAT pin.

Boost PWM Control

The IC uses a minimum on-time and computed minimum offtime to regulate V_{BUS} . The regulator achieves excellent transient response by employing current-mode modulation. This technique causes the regulator to exhibit a load line. During PWM Mode, the output voltage drops slightly as the input current rises. With a constant V_{BAT} , this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transients with no undershoot from the load line. This can be seen i[n Figure 48.](#page-24-1)

Figure 48. Output Resistance (R_{OUT})

$$
V_{OUT} = 5.07 - R_{OUT} \bullet I_{LOAD}
$$

At $V_{BAT}=3.6$ V and $I_{LOAD}=500$ mA, V_{BUS} would drop to:

 $V_{OUT} = 5.07 - 0.225 \cdot 0.5 = 4.979V$

At $V_{BAT}=2.7$ V and $I_{LOAD}=200$ mA, V_{BUS} would drop to:

 $V_{OUT} = 5.07 - 0.317 \cdot 0.2 = 5.007V$

PFM Mode

If $V_{\text{BUS}} > VREF_{\text{BOOST}}$ (nominally 5.07 V) when the minimum off-time has ended, the regulator enters PFM Mode. Boost pulses are inhibited until V_{BUS} < VREF_{BOOST}. The minimum on-time is increased to enable the output to pump up sufficiently with each PFM boost pulse. Therefore, the regulator behaves like a constant on-time regulator, with the bottom of its output voltage ripple at 5.07 V in PFM Mode.

Table 4. Boost PWM Operating States

Shutdown State

When the boost regulator is shut down, current flow is prevented from V_{BAT} to V_{BUS} and from V_{BUS} to V_{BAT} .

LIN State

When the boost is enabled, if $V_{BAT} > UVLO_{BST}$, the regulator first attempts to bring PMID within 400 mV of V_{BAT} using an internal 580 mA current source from VBAT (LIN State). If PMID has not achieved V_{BAT} – 400 mV after 512 μ s, a FAULT state is initiated.

SS State

When PMID > V_{BAT} – 400 mV, the boost regulator begins switching with a peak current limit of about 50% of its normal current limit. The output slews up until V_{BUS} is within 5% of its set point; at which time, the regulation loop is closed and the current limit is set to 100%.

If the output fails to achieve 95% of its set point (V_{BST}) within $128 \mu s$, the current limit is increased to 100%. If the output fails to achieve 95% of its set point after this second 384 μ s period, a Fault state is initiated.

BST State

This is the normal operating mode of the regulator. The regulator uses a minimum t_{OFF} -minimum t_{ON} modulation

scheme. The minimum
$$
t_{\text{OFF}}
$$
 is proportional to $\frac{V_{\text{IN}}}{V_{\text{OUT}}}$, which

keeps the regulator's switching frequency reasonably constant in CCM. $T_{ON(MIN)}$ is proportional to V_{BAT} and is a higher value if the inductor current reaches zero before t_{OFF(MIN)} in the prior cycle.

To ensure the V_{BUS} does not pump significantly above the regulation point, the boost switch remains off as long as V_{FB} > VREFBOOST.

Boost Faults

If a boost fault occurs:

- 1. The STAT pin pulses (if the fault's mask bit is reset) with the corresponding interrupt bit set *(se[e Table 25\)](#page-34-0)*.
- 2. BOOST EN bit is reset.
- 3. The power stage is in High-Impedance Mode.

Boost Mode can only be re-enabled through I^2C commands since BOOST_EN is reset on boost faults.

Attach Detection Protocol (ADP) Support

The FAN54020 supports Attach Detection Protocol (ADP) as described in *USB_OTG_and_EH_2-0-version 1_1*, which can be downloaded from: *[www.usb.org/developers/onthego/](http://www.usb.org/developers/onthego/�e�RI�t��yR҈�e�ܗ�S$~{��)*.

ADP support requires a mechanism for measuring the capacitance on VBUS. A change in VBUS capacitance signifies that a device requiring OTG power may have been connected to VBUS. The FAN54020 supports ADP by providing current sources, comparators, and a counter *(see [Figure 49\)](#page-26-0)*, enabling the host processor to periodically initiate an ADP probe sequence, as described below:

When the OTG boost turns off, the IC turns on a 50 mA (I_{DIS}) current sink and waits until V_{BUS} < 0.10 V. Once V_{BUS} crosses 0.1 V, the current sink is disabled and a VBUSLOW interrupt is generated. At this point, the IC is in Sleep State with all bias circuits turned off to minimize power drawn on the battery.

The host can also periodically monitor the status of VBUS by writing a 1 to the RDVBUS bit. This causes the IC to turn on its analog circuitry with power supplied from VBAT. The IC issues a STAT pulse after it has refreshed VBUS_100, VBUS 700, and VBUS CMP to reflect the current condition of VBUS, then powers down. The reference for VBUS_CMP in this state is 3.9 V. After these bits are refreshed, (1 ms maximum) the IC returns to Sleep State.

If V_{BUS} fails to reach 0.1 V within 132 ms, the IBUS load is turned off and a STAT pulse occurs. The system can determine that VBUS failed to discharge below 0.1 V because the VBUS_100 bit is HIGH.

ADP Probe

Host begins an ADP probe by setting ADP_PRB bit, which will both turn on a 1.4 mA current and start the ADP_CNT counter, when VBUS rises above 0.1 V.

If $V_{\text{BUS}} > 0.1$ V (V_{100}) when the host sets ADP PRB, the 1.55 mA current sink is enabled (IBUSSINK $= 1$) to first discharge VBUS to 0.1 V before enabling the current source and ADP_CNT counter. If V_{BUS} fails to reach 0.1 V within 32 ms; an ADP_PRBERR interrupt is generated, ADP_PRB is reset, and the VBUS_100 bit is set.

When V_{BUS} reaches 0.7 V (V_{700}), the current source (IBUS_SRC) is turned off, with the count stored in the ADP_CNT register, and an ADP_PRB interrupt is generated. The counter counts in 40 μ s increments, so the capacitance on the bus is calculated as shown i[n Table 5.](#page-25-0)

Table 5. ADP_CNT Equation

For example, for ADP_RATE = 0 (default), ADP_CNT = 50 when the VBUS capacitance is 4.7μ F. Each increment of ADP CNT represents a capacitance of 93 nF.

CADP THR(MIN) = 200 nF is therefore represented by an difference of 2 between ADP_CNT readings.

If ADP_CNT reaches 255 while ADP_PRB = 1, it indicates the attached capacitance exceeds 24μ F, so an ADP_PRBERR interrupt is generated and ADP_PRB is reset.

Once the PRBDONE interrupt occurs, the IC turns on the current sink by setting the IBUSSINK bit, until either V_{BUS} crosses 0.1 V (VBUS_100 bit = 0) or 32 ms elapses. If 32 ms elapses; an ADP_PRBERR interrupt is generated, IBUSSINK is reset, and the IC returns to full Sleep State with VBUS_100 bit remaining HIGH.

ADP_CNT retains its value (either the value when VBUS 700 rose or 255) until it is read by the host or ADP PRB is again set.

To cancel or exit the ADP probe sequence, write ADP_PRB=0.

ADP Sense

The USB specification requires that a device determine whether an attached device is performing an ADP Probe before activating its own ADP probe. To perform an ADP Sense, the host sets the ADP SNS bit. This causes the threshold of U1B in [Figure 49](#page-26-0) to be set to 400 mV and then captures the state of U1B's output. If U1B's output subsequently changes state, an ADP_SNSI interrupt is generated and the ADP_SNS bit is reset, which indicates that a connected device may have performed an ADP Probe.

If U1B's output remains in the same state it was in when ADP SNS was set, that indicates that no other device was conducting an ADP Probe. The host can then reset the ADP SNS bit to terminate ADP Sense.

If V_{BUS} becomes greater than V_{BAT} during either ADP Probe, ADP Sense, or RDVBUS operations; the operation is aborted and the IC starts the VBUS plug-in sequences shown in [Figure 37](#page-18-3) or [Figure 38.](#page-18-5)

To exit the ADP sense sequence, write ADP_SNS bit to 0.

IC State Decode

The STATE register (Reg31) is provided for diagnostic purposes.

Table 6. STATE Register Decode

I ²C Interface

The FAN54020 serial interface is compatible with Standard, Fast, Fast-Plus, and High-Speed Mode I²C Bus[®] specifications. The FAN54020 SCL line is an input and the SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and when signaling ACK. All data is shifted in MSB (bit 7) first.

Slave Address

Table 7. I²C Slave Address Byte

In hex notation, the slave address assumes a 0 LSB. The hex slave address is D6H. Other slave addresses can be accommodated upon request; contact a Fairchild Semiconductor representative.

Bus Timing

As shown in [Figure 50,](#page-28-0) data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.

Figure 50. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in [Figure 51.](#page-28-1)

A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in [Figure 52.](#page-28-2)

During a read from the FAN54020 [\(Figure 55\)](#page-29-0), the master issues a Repeated Start after sending the register address and before resending the slave address. The Repeated Start is a 1-to-0 transition on SDA while SCL is HIGH, as shown in [Figure 53.](#page-28-3)

High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a Start condition. The master code is sent in Fast or Fast-Plus Mode (less than 1 MHz clock); slaves do not ACK this transmission.

The master then generates a Repeated Start condition [\(Figure 53\)](#page-28-3) that causes all slaves on the bus to switch to HS Mode. The master then sends I^2C packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a stop bit [\(Figure 52\)](#page-28-2) is sent by the master. While in HS Mode, packets are separated by Repeated Start conditions [\(Figure 53\)](#page-28-3).

Read and Write Transactions

[Figure 54](#page-29-1) – [Figure 57](#page-29-2) outline the sequences for data read and write. Bus control is signified by the shading of the packet,

defined as Master Drives Bus and Slave Drives Bus

All addresses and data are MSB first.

Table 8. Bit Definitions for [Figure 54](#page-29-1) – [Figure 57](#page-29-2)

.

Multi-Byte (Sequential) Read and Write Transactions

Sequential Write [\(Figure 56\)](#page-29-3)

The slave address, Reg Addr address, and the first data byte are transmitted to the FAN54020 in the same way as in a byte write [\(Figure 54\)](#page-29-1). However, instead of generating a Stop condition, the master transmits additional bytes written to consecutive sequential registers after the falling edge of the eighth bit. After the last byte is written and its ACK bit received, the master issues a STOP bit. The IC contains an 8-bit counter that increments the address pointer after each byte is written.

Sequential Read [\(Figure 57\)](#page-29-2)

Sequential reads are initiated in the same way as a singlebyte read [\(Figure 55\)](#page-29-0), except that once the slave transmits the first data byte, the master issues an acknowledge instead of a STOP condition. This directs the slave's I^2C logic to transmit the next sequentially addressed 8-bit word. The FAN54020 contains an 8-bit counter that increments the address pointer after each byte is read, which allows the entire memory contents to be read in one I²C transaction.

Register Descriptions

Table 9. I²C Register Address

Register Bit Definitions

Default values are in **bold** text. Blue text indicates that operations performed on these bits map to the same physical register bits, regardless of which slave address is used.

Table 10. Reg Addr: 0

Table 13. Reg Addr: 2

FAN54020

— USB-Compliant Single-Cell Li-Ion Switching Charger with DBP and OTG Boost

FAN54020 - USB-Compliant Single-Cell Li-lon Switching Charger with DBP and OTG Boost

Table 15. Reg Addr: 3

Table 18. Reg Addr: 4

Table 20. Reg Addr: 5

Table 23. Reg Addr: 6

FAN54020 - USB-Compliant Single-Cell Li-lon Switching Charger with DBP and OTG Boost **— USB-Compliant Single-Cell Li-Ion Switching Charger with DBP and OTG Boost**

FAN54020

Table 26. Reg Addr: 7

Table 29. Reg Addr: 8

Table 30. Reg Addr: 9

Table 31. Reg Addr: 0AH (10)

Table 32. Reg Addr: 0FH (15)

Table 35. Reg Addr: 10H (16)

Table 36. Reg Addr: 1FH (31)

Table 37. Reg Addr: 20H (32)

Table 39. Reg Addr: 21H (33)

Table 40. Reg Addr: 22H (34)

PCB Layout Recommendations

Bypass capacitors should be placed as close to the IC as possible. In particular, the total loop length for CMID should be minimized to reduce overshoot and ringing on the SW, PMID, and VBUS pins. All power and ground pins must be

routed to their bypass capacitors using top copper if possible. Copper area connecting to the IC should be maximized to improve thermal performance.

Figure 58. PCB Layout Recommendation

Product-Specific Dimensions

ON Semiconductor and ⊍") are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.
ON Semiconductor owns me rights to a number of pate ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Buyer is responsible for its pro regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or
specifications can and do vary in different applications application by customerís technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification
in a foreign jurisdiction or any devices application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such
claim alleges that ON Semiconductor was literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:** Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative