

April 2008

SG6516 PC Power Supply Supervisors

Features

- Two 12V Sense Input Pins: VS12 and VS12B
- Over-Voltage Protection (OVP) for 3.3V, 5V, and two 12V
- Over-Current Protection (OCP) for 3.3V, 5V, and two 12V
- Under-Voltage Protection (UVP) for 3.3V, 5V, and two 12V
- Open-Drain Output for PGO and FPO Pins
- 300ms Power-Good Delay
- 2.8ms PSON Control to FPO Turn-off Delay
- 48ms PSON Control Delay
- No Lock-up During the Fast AC Power On/Off
- Wide Supply Voltage Range: 4V to 15V

Applications

- Switch-Mode Power Supplies with Active PFC
- Servo System Power Supplies
- PC-ATX Power Supplies

Description

The SG6516 is designed to provide the supply voltage, current supervisor, remote on/off (PSON), power good (PGO) indicator, and fault protection (FPO) functions for switching power systems.

For supervisory functions, it provides the over-voltage protection (OVP) for 3.3V, 5V, and two 12V; over-current protection (OCP) for 3.3V, 5V, and two 12V; under-voltage protection (UVP) for 3.3V, 5V, and two 12V. When 3.3V, 5V, or 12V voltage decreases to 2.3V, 3.5V, and 9V, respectively, the under-voltage protection function is enabled. FPO is set HIGH to turn off the PWM controller IC. The voltage difference across external current shunt is used for OCP functions. An external resistor can be used to adjust the protection threshold. An additional protection input pin provides the flexibility for designing protection circuits.

The power supply is turned on after a 48ms delay when PSON signal is set from HIGH to LOW. To turn off the power supply, the PSON signal is set from LOW to HIGH with a delay of 48ms. The PGI circuitry provides a power-down warning signal for PGO. When PGI input is lower than the internal 1.25V reference voltage, the PGO signal is pulled LOW.

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
SG6516DZ	-40°C to +85°C	16-pin Dual In-Line Package (DIP)	Rail
SG6516SZ	-40°C to +85°C	16-pin Small Outline Package (SOP)	Tape & Reel

All packages are lead free per JEDEC: J-STD-020B standard.

Application Diagram





Figure 1. Typical Application



Pin Configuration




Figure 3. Pin Configuration(Top View)

Pin Definitions

Pin#	Name	Description					
1	PGI	Power Good Input. For ATX SMPS, it detects AC line voltage through the main transformer.					
2	GND	Ground.					
3	FPO	Fault Protection Output. Output signal to control the primary PWM IC through an opto- coupler. When FPO is low, the PWM IC is enabled.					
4	PSON	note on/off logic input from CPU or main board. The power supply is turned on/off after Bms delay.					
5	IS12	12V over-current protection sense input . For typical applications, this pin is connected to the positive end of a current shunt through one resistor. When the voltage on IS12 is higher than that of VS12 by 5mV, OCP is enabled.					
6	RI	Reference setting . One external resistor, R _I , connected between the RI and GND pins, determines a reference current, I _{REF} =1.25/R _I , for OCP programming.					
7	VS12B	Second 12V over/under-voltage control sense input.					
8	IS5	5V over-current protection sense input.					
9	IS33	.3V over-current protection sense input.					
10	VS12	12V over/under-voltage control sense input.					
11	VS33	3.3V over/under-voltage control sense input.					
12	VS5	5V over/under-voltage control sense input.					
13	VDD	Supply voltage: 4.2V ~ 15V. For ATX SMPS, it is connected to 5V-standby and 12V through diodes, respectively.					
14	PGO	Power-Good logic Output , 0 or 1 (open-drain). Power good=1 means that the power supply is good for operation. The power-good delay is 300ms.					

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. All voltage values, except differential voltage, are given with respect to GND pin.

Symbol		Parameter	Min.	Max.	Unit
V_{DD}	DC Supply Voltag	ge		16	V
V _{IN} I	Innut Valtage	PSON, PGI, VS5, IS5, VS33, IS33		7.0	V
	Input Voltage	VS12, VS12B, IS12	-0.3	15.0	V
V _{OUT}	Output Voltage	FPO, PGO	-0.3	8.0	V
TJ	Operating Junction	on Temperature	-40	+125	°C
T _{STG}	Storage Tempera	ature Range	-55	+150	°C
TL	Lead Temperatur	re (Soldering)	//	+260	°C
ESD	Electrostatic Disc	charge Capability, Human Body Model		3.0	KV
ESD	Electrostatic Disc	charge Capability, Machine Model		200	V

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
T_A	Operating Ambient Temperature	-40		+85	°C

Electrical Characteristics

 V_{DD} =5V, T_A =25°C, unless otherwise noted.

Symbol	Parameter Conditions		Min.	Тур.	Max.	Units	
V _{DD} Section	on					_	
V_{DD}	DC Supply Voltage		4.2		15.0	V	
I _{DD1}	Supply Current 1	PSON=LOW		1.7	2.6	mA	
I _{DD2}	Supply Current 2	PSON=HIGH		1.0	1.5	mA	
t _R	Supply Voltage Rising Time		1			ms	
V _{ST}	V _{DD} Start Threshold Voltage				4.2	V	
Over-Volt	tage (OVP) and Over-Current (OCP) Pr	otections					
		VS33	3.7	3.9	4.1		
V_{OVP}	Over-Voltage Protection	VS5	5.7	6.1	6.5	V	
		VS12, VS12B	13.2	13.8	14.4		
I _{REF}	Ratio of Current-Sense Sink Current to Current-Sense Setting Pin (RI) Source Current	R_l =18.5k Ω ~ 75k Ω	7.6	8.0	8.4		
Voffset	OCP Comparator Input Offset Voltage		-3		3	mV	
I _{LKG-FPO}	Leakage Current (FPO)	FPO=5V	1		5	μA	
V _{OL-FPO}	Low Level Output Voltage (FPO)	Isink 20mA			0.4	V	
tove	OVP Delay Time		33	75	110	μs	
t _{OCP}	OCP Delay Time		12.5	20.0	27.5	ms	
V_{RI}	RI Pin Voltage		0.98•Typ.	1.25	1.01•Typ.	V	
I _{RI}	Output Current RI		12.5		62.5	μA	
t _{ST-OCP}	Start-up OCP / UVP Protection Time 0.6V < PGI < 1.25\ FPO=Low		49	75	114	ms	
Under-Vo	oltage Protection and PGI, PGO						
V_{PGI_1}	Input Threshold Voltage	PGI 1	0.98•Typ.	1.25	1.02•Typ.	V	
V _{PGI_2}	Input Threshold Voltage	PGI 2	0.96•Typ.	0.60	1.03•Typ.	V	
		VS33	2.1	2.3	2.5	V	
V_{UVP}	Under-Voltage Protection	VS5	3.3	3.5	3.7		
		VS12, VS12B	8.5	9.0	9.5		
tond	Under Voltage Turn-on Delay	PGI>0.6V	49	75	114	ms	
t _{UVP}	UVP Delay	PGI>1.25V	2.4	3.2	4.0	ms	
I _{LKG-PGO}	Leakage Current (PGO)	PGO=5V			5	μA	
$V_{\text{OL-PGO}}$	Low Level Output Voltage (PGO)	V _{DD} =12V; I _{SINK} 10mA			0.4	V	
t _{PG}	Timing PG Delay		200	300	450	ms	
t _{ND1}	Noise Deglitch Time		90	150	210	μs	
PSON Co	entrol						
I _{PSON}	Input Pull-up Current	PSON=0V		120		μA	
V _{IH}	High-level Input Voltage	,	2			V	
VIL	Low-level Input Voltage		_		0.8	V	
		PSON LOW to FPO LOW	34	48	67	()	
t _{PSON}	Timing PSON to On/Off	PSON HIGH to PGO LOW	34	48	67	ms	
t _{PSOFF}	Timing PGO LOW to FPO HIGH		1.6	2.8	4.5	ms	

Functional Description

The SG6516 provides over-current protection for the 3.3V, 5V, and two 12V rails. Whenever an OCP condition occurs at any of the voltage rails, PGO is LOW and FPO is open. The internal OCP comparators have a very small offset voltage ($\pm\,3\text{mV}$). The sink currents of IS33, IS5, and IS12 are eight times the current at the RI pin. The current at the RI pin is $V_{\text{RI}}/R_{\text{I}}$.

The following example demonstrates how to set the over-current protection. If $I_1 \times R_1 > I_{RI} \times R_2$, OCP is active. If $R_1 = 5m\Omega$, $R_1 = 30K\Omega$, and the OCP active level is 35A; the R_2 resistor is:

$$R_2 = \frac{I_1 \times R_1}{I_{RI} \times 8} = 525\Omega \tag{1}$$

where C is bypass noise, with a suggested value between $1\mu F \sim 2.2\mu F$




Figure 4. OCP Set-up

Timing Chart





Figure 5. Timing Diagram

Typical Performance Characteristics







Figure 6. IREF vs. TA

Figure 7. I_{DD1} vs. T_A







Figure 8. Voffset vs. TA

Figure 9. tocp vs. TA






Figure 10. V_{RI} vs. T_A

Figure 11. V_{PGI} vs. T_A

Physical Dimensions




Figure 12. 14-PDIP

Symbol	Millimeter	Millimeter			Inch			
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α			5.334			0.210		
A1	0.381			0.015				
A2	3.175	3.302	3.429	0.125	0.130	0.135		
b		1.524			0.060			
b1		0.457			0.018			
D	18.669	19.177	19.685	0.735	0.755	0.775		
E		7.620			0.300			
E1	6.121	6.299	6.477	0.241	0.248	0.255		
е	\(\)	2.540			0.100			
L	2.921	3.302	3.810	0.115	0.130	0.150		
ев	8.509	9.017	9.525	0.335	0.355	0.375		
θ°	0°	7°	15°	0°	7°	15°		

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)




Figure 13. 14-SOIC

Symbol	Millimeter			Inch		
	Min.	Тур.	Max.	Min.	Тур.	Max.
A	1.346		1.753	0.053		0.069
A1	0.101		0.254	0.004		0.010
A2	1.244		1.499	0.049		0.059
b		0.406			0.016	
С		0.203			0.008	
D	9.804		10.008	0.386		0.394
E	3.810		3.988	0.150	4	0.157
е		1.270			0.050	y ·
Н	5.791		6.198	0.228		0.244
L	0.406		1.270	0.016		0.050
F		0.381X45°			0.015X45°	
у			0.101			0.004
θ°	0°		8°	0°		8°

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACFx® Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL TM

Current Transfer Logic™ EcoSPARK[®] EfficentMax™ EZSWITCH**

Fairchild[®]

Fairchild Semiconductor® FACT Quiet Series™ FACT_

FAST® FastvCore™ FlashWriter®* FPS™ F-PFS™ FRFET®

Global Power Resources Green FPS™ Green FPS™e-Series™

GТО™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MICROCOUPLER™ MicroFET™

MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP SPM™ Power-SPM™ PowerTrench®

Programmable Active Droop™ QFET®

QSTM

Quiet Series™ RapidConfigure™

Saving our world, 1mW at a time™

SmartMax™ SMART START™

SPM[®]

STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ SYSTEM ®

p wer TinyBoost™ TinyBuck™ TinyLogic[®] TINYOPTO™

The Power Franchise®

TinyPower™ TinyPWM™ TinyWire™ µSerDes™

LIHO Ultra FRFET™ UniFET™ VCX™.

VisualMax™

DISCLAIMER

FAIR CHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS, THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
 - device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition				
Advance Information	Formative / In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.				
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.				

Rev. 134

^{*} EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.